ia186xl Innovasic Semiconductor Inc., ia186xl Datasheet - Page 24

no-image

ia186xl

Manufacturer Part Number
ia186xl
Description
16-bit Microcontroller
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186xlPLC68IR1
Manufacturer:
INNOVASIC
Quantity:
20 000
Part Number:
ia186xlPLC68IR2
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186xlPLC68IR2/1/0
Manufacturer:
INNOVAS
Quantity:
3 396
IA186XL/IA188XL
16-Bit Microcontrollers
2.2
Descriptions of the pin and signal functions for the IA186XL microcontroller are provided in
Table 7.
Several of the IA186XL pins have different functions depending on the operating mode of the
device. Each of the different signals supported by a pin is listed and defined in Table 7, indexed
alphabetically in the first column of the table. Additionally, the name of the pin associated with
the signal as well as the pin numbers for the PLCC, PQFP, and LQFP packages are provided in
the “Pin” column. If the signal and pin names are the same, no entry is provided in the “Pin-
Name” column. Signals not used in a specific package type are designated “NA.”
Table 7. IA186XL Pin/Signal Descriptions
a1
a2
a16
a17
a18
a19
ad0
ad1
ad2
ad3
ad4
ad5
ad6
ad7
ad8
ad9
ad10
ad11
ad12
ad13
ad14
ad15
Signal
IA186XL Pin/Signal Descriptions
pcs5_n/a1
pcs6_n/a2
a16/s3
a17/s4
a18/s5
a19/s6
Name
ad10
ad11
ad12
ad13
ad14
ad15
ad0
ad1
ad2
ad3
ad4
ad5
ad6
ad7
ad8
ad9
®
PLCC
31
32
68
67
66
65
17
15
13
11
16
14
12
10
8
6
4
2
7
5
3
1
Pin
UNCONTROLLED WHEN PRINTED OR COPIED
PQFP
48
47
64
66
68
70
74
76
78
80
65
67
69
71
75
77
79
3
4
5
6
1
ENG211080711-01
Page 24 of 72
LQFP
65
64
21
22
23
24
12
14
16
18
13
15
17
19
1
3
6
8
2
5
7
9
Latched address bit a1
Latched address bit a2
address bits 16–19. Input/Output. These pins
provide the four most-significant bits of the
Address Bus.
address/data bits 0–15. Input/Output. These
pins provide the multiplexed Address Bus and
Data Bus. During the address portion of the
IA186XL bus cycle, Address Bits [0–15] are
presented on the bus and can be latched
using the ale signal (see next table entry).
During the data portion of the IA186XL bus
cycle, 8- or 16-bit data are present on these
lines.
T
T
CPU-initiated bus or High =
DMA-initiated bus or refresh bus
cycle.
s3, s4, s5 Low during same T states
1
2
, T
signals are active High
3
, T
w
Description
and T
Preliminary Data Sheet
4
: Low S6 =
September 30, 2008
http://www.Innovasic.com
Customer Support:
1-888-824-4184

Related parts for ia186xl