71m6545h-igtr/f Maxim Integrated Products, Inc., 71m6545h-igtr/f Datasheet - Page 64

• Manufacturer Part Number: 71m6545h-igtr/f
• Description: Metrology Processors
• Manufacturer: Maxim Integrated Products, Inc.

shown in
One of the digital or analog signals listed in
Data Sheet 71M6545/H
SPI commands in SFM
Interrupts are not generated in SFM since the MPU is halted. The format of the commands is shown in the
SPI Transactions
2.5.13 Hardware Watchdog Timer
An independent, robust, fixed-duration, watchdog timer (WDT) is included in the 71M6545/H. It uses the
RTC crystal oscillator as its time base and must be refreshed by the MPU firmware at least every
1.5 seconds. When not refreshed on time, the WDT overflows and the part is reset as if the RESET pin
were pulled high, except that the I/O RAM bits are in the same state as after a wake-up from SLP mode
(see the I/O RAM description in
thousand, one hundred CK32 cycles (or 125 ms) after the WDT overflow, the MPU is launched from
program address 0x0000.
The watchdog timer is also reset when the internal signal WAKE=0. The WDT is disabled when the
ICE_E pin is pulled high.
2.5.14 Test Ports (TMUXOUT and TMUX2OUT Pins)
Two independent multiplexers allow the selection of internal analog and digital signals for the TMUXOUT
and TMUX2OUT pins.
One of the digital or analog signals listed in
The function of the multiplexer is controlled with the I/O RAM register TMUX[4:0] (I/O RAM 0x2502[4:0], as
The function of the multiplexer is controlled with the I/O RAM register TMUX2[4:0] (I/O RAM 0x2503[4:0]), as
shown in
The TMUXOUT and TMUX2OUT pins may be used for diagnosis purposes or in production test. The
RTC 1-second output may be used to calibrate the crystal oscillator. The RTC 4-second output provides
even higher precision.
64
The TMUX and TMUX2 I/O RAM locations are non-volatile and their contents are preserved by
battery power and across resets.
Note:
All
Table 54.
Table
TMUX[5:0]
TMUX[5:0]
1C
1D
1B
1F
A
D
E
1
9
53.
description on Page 60.SPI Transactions
values which are not shown are reserved.
Signal Name
RTCLK
WD_RST
CKMPU
V3AOK bit
V3OK bit
MUX_SYNC
CE_BUSY interrupt
CE_XFER interrupt
RTM output from CE
© 2008–2011 Teridian Semiconductor Corporation
5.2
Table 53: TMUX[4:0] Selections
for a list of I/O RAM bit states after RESET and wake-up). Four
Table 53
Table 54
Description
32.768 kHz clock waveform
Indicates when the MPU has reset the watchdog timer. Can be
monitored to determine spare time in the watchdog timer.
MPU clock – see
Indicates that the V3P3A pin voltage is ≥ 3.0 V. The V3P3A and
V3P3SYS pins are expected to be tied together at the PCB level.
The 71M6545/H monitors the V3P3A pin voltage only.
Indicates that the V3P3A pin voltage is ≥ 2.8 V. The V3P3A and
V3P3SYS pins are expected to be tied together at the PCB level.
The 71M654 monitors the V3P3A pin voltage only.
Internal multiplexer frame SYNC signal. See
Figure
See
See
2.3.3
2.3.5
5.
can be selected to be output on the TMUXOUT pin.
can be selected to be output on the TMUX2OUT pin.
on page
on page
Table 8
25
26
and
Figure 12
on page
Figure 4
45
and
PDS_6545_009
v1.0