s908ey8ad4cfjer Freescale Semiconductor, Inc, s908ey8ad4cfjer Datasheet - Page 52

no-image

s908ey8ad4cfjer

Manufacturer Part Number
s908ey8ad4cfjer
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Analog-to-Digital Converter (ADC) Module
3.7.2.3 Left Justified Signed Data Mode
In left justified signed data mode the ADRH register holds the eight MSBs of the 10-bit result. The only
difference from left justified mode is that the AD9 is complemented. The ADRL register holds the two
LSBs of the 10-bit result. All other bits read as 0. ADRH and ADRL are updated each time an ADC single
channel conversion completes. Reading ADRH latches the contents of ADRL until ADRL is read. Until
ADRL is read, all subsequent results will be lost.
3.7.2.4 Eight Bit Truncation Mode
In 8-bit truncation mode the ADRL register holds the eight MSBs of the 10-bit result. The ADRH register
is unused and reads as 0. The ADRL register is updated each time an ADC single channel conversion
completes. In 8-bit mode, the ADRL register contains no interlocking with ADRH.
52
Address:
Address:
Address:
Address:
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Figure 3-7. ADC Data Register High (ADRH) and Low (ADRL)
Figure 3-8. ADC Data Register High (ADRH) and Low (ADRL)
$003D
$003E
$003D
$003E
Bit 7
AD9
AD1
Bit 7
AD9
0
MC68HC908EY16 • MC68HC908EY8 Data Sheet, Rev. 10
= Unimplemented
= Unimplemented
AD8
AD0
AD8
6
6
0
AD7
AD7
5
0
5
0
Unaffected by reset
Unaffected by reset
Unaffected by reset
Unaffected by reset
AD6
AD6
4
0
4
0
AD5
AD5
3
0
3
0
AD4
AD4
2
0
2
0
AD3
AD3
1
0
1
0
Freescale Semiconductor
ADRH
ADRH
ADRL
ADRL
Bit 0
AD2
Bit 0
AD2
0
0

Related parts for s908ey8ad4cfjer