DS26502 Maxim Integrated Products, DS26502 Datasheet - Page 20

no-image

DS26502

Manufacturer Part Number
DS26502
Description
T1/E1/J1/64KCC BITS Element
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26502
Manufacturer:
ELPIDA
Quantity:
12 388
Part Number:
DS26502L+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS26502L+
Manufacturer:
MAXIM
Quantity:
3
Part Number:
DS26502L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS26502L+
Quantity:
1 680
Part Number:
DS26502LB1
Manufacturer:
ST
0
Part Number:
DS26502LN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS26502LN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26502LN+
Manufacturer:
DALLAS
Quantity:
20 000
4.5 JTAG
4.6 Line Interface
NAME
NAME
RRING
TRING
JTCLK
JTRST
MCLK
THZE
JTMS
JTDO
RTIP
JTDI
TTIP
TYPE
TYPE
O
O
O
I
I
I
I
I
I
I
I
JTAG Clock. This clock input is typically a low frequency (less than 10MHz)
50% duty cycle clock signal.
JTAG Mode Select (with Pullup). This input signal is used to control the
JTAG controller state machine and is sampled on the rising edge of JTCLK.
JTAG Data Input (with Pullup). This input signal is used to input data into
the register that is enabled by the JTAG controller state machine and is sampled
on the rising edge of JTCLK.
JTAG Data Output. This output signal is the output of an internal scan shift
register enabled by the JTAG controller state machine and is updated on the
falling edge of JTCLK. The pin is in the high-impedance mode when a register
is not selected or when the JTRST signal is high. The pin goes into and exits the
high impedance mode after the falling edge of JTCLK
JTAG Reset (Active Low). This input forces the JTAG controller logic into
the reset state and forces the JTDO pin into high impedance when low. This pin
should be low while power is applied and set high after the power is stable.
The pin can be driven high or low for normal operation, but must be high for
JTAG operation.
Master Clock Input. A (50ppm) clock source. This clock is used internally for
both clock/data recovery and for the jitter attenuator for both T1 and E1 modes.
The clock rate can be 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz. When
using the DS26502 in T1-only operation, a 1.544MHz (50ppm) clock source
can be used.
Receive Tip. Analog input for clock recovery circuitry. This pin connects via a
1:1 transformer to the network. See the Line Interface Unit section for details.
Receive Ring. Analog input for clock recovery circuitry. This pin connects via
a 1:1 transformer to the network. See the Line Interface Unit section for details.
Transmit Tip. Analog line-driver output. This pin connects via a 1:2 step-up
transformer to the network. See the Line Interface Unit section for details.
Transmit Ring. Analog line-driver output. This pin connects via a 1:2 step-up
transformer to the network. See the Line Interface Unit section for details.
Transmit High-Impedance Enable. When high, TTIP and TRING will be
placed into a high-impedance state.
20 of 124
www.DataSheet4U.com
FUNCTION
FUNCTION
DS26502 T1/E1/J1/64KCC BITS Element

Related parts for DS26502