AD7799 Analog Devices, AD7799 Datasheet - Page 19

• Manufacturer Part Number: AD7799
• Description: 3-Channel, Low Noise, Low Power, 24-Bit, Sigma Delta ADC with On-Chip In-Amp
• Manufacturer: Analog Devices

Specifications of AD7799

• Resolution (bits): 24bit
• # Chan: 3
• Sample Rate: n/a
• Interface: Ser,SPI
• Analog Input Type: Diff-Uni
• Ain Range: (2Vref/PGA Gain) p-p
• Adc Architecture: Sigma-Delta
• Pkg Type: SOP

DIGITAL INTERFACE
As previously outlined, the programmable functions of the
AD7798/AD7799 are controlled using a set of on-chip registers.
Data is written to these registers via the serial interface, which
also provides read access to the on-chip registers. All
communication with the part must start with a write to the
communication register. After power-on or reset, the device
expects a write to its communication register. The data written
to this register determines whether the next operation is a read
or write operation and to which register this operation occurs.
Therefore, write access to any register begins with a write
operation to the communication register, followed by a write to
the selected register. A read operation from any other register
(except when continuous-read mode is selected) starts with a
write to the communication register, followed by a read
operation from the selected register.
The serial interface of the AD7798/AD7799 consists of four
signals: CS , DIN, SCLK, and DOUT/ RDY . The DIN line is used
to transfer data into the on-chip registers, and DOUT/ RDY is
used for accessing data from the on-chip registers. SCLK is the
–100
–20
–40
–60
–80
–10
–20
–30
–40
–50
–60
0
0
0
0
Figure 15. Filter Response with Update Rate = 470 Hz
Figure 14. Filter Profile with Update Rate = 242 Hz
1000
500
2000
3000
1000
FREQUENCY (Hz)
FREQUENCY (Hz)
4000
1500
5000
6000
2000
7000
8000
2500
9000
10000
3000
Rev. A | Page 19 of 28
serial clock input for the device and all data transfers (either on
DIN or DOUT/ RDY ) occur with respect to the SCLK signal.
The DOUT/ RDY pin operates as a data ready signal, with the
line going low when a new data-word is available in the output
register. It is reset high when a read operation from the data
register is complete. It also goes high prior to the updating of
the data register to indicate when not to read from the device to
ensure that a data read is not attempted while the register is
being updated. CS is used to select a device. It can be used to
decode the AD7798/AD7799 in systems where several
components are connected to the serial bus.
Figure 3 and Figure 4 show timing diagrams for interfacing to
the AD7798/AD7799, with CS being used to decode the part.
Figure 3 shows the timing for a read operation from the
AD7798/AD7799 output shift register, and Figure 4 shows the
timing for a write operation to the input shift register. It is
possible to read the same word from the data register several
times, even though the DOUT/ RDY line returns high after the
first read operation. However, care must be taken to ensure that
the read operations are complete before the next output update
occurs. In continuous-read mode, the data register can only be
read once.
The serial interface can operate in 3-wire mode by tying CS low.
In this case, the SCLK, DIN, and DOUT/ RDY lines are used to
communicate with the AD7798/AD7799. The end of the con-
version can be monitored using the RDY bit in the status regis-
ter. This scheme is suitable for interfacing to microcontrollers.
If CS is required as a decoding signal, it can be generated from a
port pin. For microcontroller interfaces, it is recommended that
SCLK idles high between data transfers.
The AD7798/AD7799 can be operated with CS being used as a
frame-synchronization signal. This scheme is useful for DSP
interfaces. In this case, the first bit (MSB) is effectively clocked
out by CS , because CS normally occurs after the falling edge of
SCLK in DSPs. The SCLK can continue to run between data
transfers, provided that the timing numbers are obeyed.
The serial interface can be reset by writing a series of 1s on the
DIN input. If a Logic 1 is written to the AD7798/AD7799 line
for at least 32 serial clock cycles, the serial interface is reset.
This ensures that the interface can be reset to a known state if
the interface is lost due to a software error or a glitch in the
system. Reset returns the interface to the state in which it is
expecting a write to the communication register. This operation
resets the contents of all registers to their power-on values.
Following a reset, the user should allow a period of 500 ms
before addressing the serial interface.
The AD7798/AD7799 can be configured to continuously
convert or to perform a single conversion (See Figure 16
through Figure 18).
AD7798/AD7799