ATxmega256A3B Atmel Corporation, ATxmega256A3B Datasheet - Page 166

no-image

ATxmega256A3B

Manufacturer Part Number
ATxmega256A3B
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega256A3B

Flash (kbytes)
256 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
47
Ext Interrupts
49
Usb Speed
No
Usb Interface
No
Spi
8
Twi (i2c)
2
Uart
6
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
16
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega256A3B-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3B-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3B-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega256A3BU-AU
Manufacturer:
ST
Quantity:
12 000
Part Number:
ATxmega256A3BU-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3BU-MH
Manufacturer:
AAT
Quantity:
400
14.12.3
8077H–AVR–12/09
CTRLC - Control Register C
• Bit 3 – Reserved
This bit is unused and reserved for future use. For compatibility with future devices, always write
this bit to zero when this register is written.
• Bit 2:0 – WGMODE[2:0]: Waveform Generation Mode
These bits select the Waveform Generation Mode, and control the counting sequence of the
Counter, the TOP value, the UPDATE condition, the Interrupt/event condition, and type of wave-
form that is generated, according to
No waveform generation is performed in normal mode of operation. For all other modes the
result from the waveform generator will only be directed to the port pins if the corresponding
CCxEN bit has been set to enable this. The port pin direction must be set as output.
Table 14-4.
• Bit 7:4 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 3:0 – CMPx: Compare Output Value n
These bits allow direct access to the Waveform Generator's output compare value when the
Timer/Counter is set in “OFF” state. This is used to set or clear the WG output value when the
Timer/Counter is not running.
Bit
+0x02
Read/Write
Initial Value
WGMODE[2:0]
000
001
010
011
100
101
110
111
Timer Waveform Generation Mode
R
7
0
-
Configuration
NORMAL
DS_TB
Group
DS_B
R
DS_T
6
0
-
FRQ
SS
R
5
0
-
Table 14-4 on page
Mode of
operation
Normal
FRQ
Reserved
Single Slope
PWM
Reserved
Dual Slope PWM
Dual Slope PWM
Dual Slope PWM
R
4
0
-
CMPD
R/W
3
0
166.
Top
PER
CCA
-
PER
-
PER
PER
PER
CMPC
R/W
2
0
Update
TOP
TOP
-
BOTTOM
-
BOTTOM
BOTTOM
BOTTOM
CMPB
R/W
1
0
OVFIF/Event
TOP
TOP
-
BOTTOM
-
TOP
TOP and BOTTOM
BOTTOM
XMEGA A
CMPA
R/W
0
0
CTRLC
166

Related parts for ATxmega256A3B