AT80C51RD2 Atmel Corporation, AT80C51RD2 Datasheet - Page 9

no-image

AT80C51RD2

Manufacturer Part Number
AT80C51RD2
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT80C51RD2

Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Uart
1
Sram (kbytes)
1.25
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT80C51RD2-RLRUM
Manufacturer:
NXP
Quantity:
8 243
Part Number:
AT80C51RD2-RLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT80C51RD2-RLTIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT80C51RD2-RLTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT80C51RD2-SLRUM
Manufacturer:
Atmel
Quantity:
967
Part Number:
AT80C51RD2-SLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT80C51RD2-SLSIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT80C51RD2-SLSUM
Manufacturer:
Atmel
Quantity:
1 445
Part Number:
AT80C51RD2-UM
Manufacturer:
FAIRCHIL
Quantity:
550
6. Enhanced Features
6.1
6.1.1
Figure 6-1.
4113D–8051–01/09
X2 Feature and OSC Clock Generation
Description
XTAL1
Clock Generation Diagram
F
XTAL
In comparison to the original 80C52, the microcontrollers implement the following new features:
The microcontroller core needs only 6 clock periods per machine cycle. This feature called ”X2”
provides the following advantages:
In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 sig-
nal and the main clock input of the core (phase generator). This divider may be disabled by
software.
The clock for the whole circuit and peripherals is first divided by two before being used by the
CPU core and the peripherals.
This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is
bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.
Figure 6-1
the XTAL1 ÷ 2 to avoid glitches when switching from X2 to standard mode.
switching mode waveforms.
• X2 option
• Dual Data Pointer
• Extended RAM
• Programmable Counter Array (PCA)
• Hardware Watchdog
• 4-level Interrupt Priority System
• Power-off Flag
• Power On Reset
• ONCE mode
• ALE disabling
• Some enhanced features are also located in the UART and the Timer 2
• Divides frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
• Saves power consumption while keeping same CPU power (oscillator power saving).
• Saves power consumption by dividing dynamically the operating frequency by 2 in operating
• Increases CPU power by 2 while keeping same crystal frequency.
and idle modes.
2
shows the clock generation block diagram. X2 bit is validated on the rising edge of
XTAL1:2
CKCON0
X2
0
1
F
OSC
8-bit Prescaler
CKRL
Idle
AT80C51RD2
Figure 6-2
CLK Periph
CLK CPU
shows the
9

Related parts for AT80C51RD2