STM32F405RGT6 STMicroelectronics, STM32F405RGT6 Datasheet - Page 20

Microcontrollers (MCU) ARM M4 1024 FLASH 168 Mhz 192kB SRAM

STM32F405RGT6

Manufacturer Part Number
STM32F405RGT6
Description
Microcontrollers (MCU) ARM M4 1024 FLASH 168 Mhz 192kB SRAM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F405RGT6

Core
ARM Cortex M4
Processor Series
STM32F4
Data Bus Width
32 bit
Maximum Clock Frequency
168 MHz
Program Memory Size
1024 KB
Data Ram Size
192 KB
On-chip Adc
Yes
Number Of Programmable I/os
51
Number Of Timers
10
Operating Supply Voltage
1.7 V to 3.6 V
Package / Case
LQFP-64
Mounting Style
SMD/SMT
A/d Bit Size
12 bit
A/d Channels Available
16
Interface Type
CAN, I2C, I2S, SPI, UART
Program Memory Type
Flash
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F405RGT6
Manufacturer:
ON
Quantity:
1 001
Part Number:
STM32F405RGT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F405RGT6
Manufacturer:
ST
Quantity:
68
Part Number:
STM32F405RGT6
Manufacturer:
ST
0
Part Number:
STM32F405RGT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32F405RGT6
0
Part Number:
STM32F405RGT6&AR
0
Part Number:
STM32F405RGT6TR
Manufacturer:
ST
0
Company:
Part Number:
STM32F405RGT6TR
Quantity:
20 000
Part Number:
STM32F405RGT6V
Manufacturer:
ST
0
Part Number:
STM32F405RGT6W
0
Description
Figure 6.
2.2.8
20/167
Multi-AHB matrix
DMA controller (DMA)
The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8
streams each. They are able to manage memory-to-memory, peripheral-to-memory and
memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals,
support burst transfer and are designed to provide the maximum peripheral bandwidth
(AHB/APB).
The two DMA controllers support circular buffer management, so that no specific code is
needed when the controller reaches the end of the buffer. The two DMA controllers also
have a double buffering feature, which automates the use and switching of two memory
buffers without requiring any special code.
Each stream is connected to dedicated hardware DMA requests, with support for software
trigger on each stream. Configuration is made by software and transfer sizes between
source and destination are independent.
Doc ID 022152 Rev 2
STM32F405xx, STM32F407xx

Related parts for STM32F405RGT6