AD9814JRRL Analog Devices Inc, AD9814JRRL Datasheet - Page 11

IC CCD SIGNAL PROC 14BIT 28-SOIC

AD9814JRRL

Manufacturer Part Number
AD9814JRRL
Description
IC CCD SIGNAL PROC 14BIT 28-SOIC
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 14-Bitr
Datasheets

Specifications of AD9814JRRL

Rohs Status
RoHS non-compliant
Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Current - Supply
80mA
Mounting Type
Surface Mount
Package / Case
28-SOIC (7.5mm Width)
Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Sample Rate
10MSPS
Operating Supply Voltage (min)
3/4.75V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.25V
Resolution
14b
Supply Current
64/1.8mA
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
28
Package Type
SOIC W
Number Of Channels
1
Lead Free Status / RoHS Status
Not Compliant
PGA Gain Registers
There are three PGA registers for individually programming the gain in the red, green and blue channels. Bits D8, D7 and D6 in
each register must be set low, and bits D5 through D0 control the gain range in 64 increments. See Figure 13 for a graph of the PGA
Gain versus PGA register code. The coding for the PGA registers is straight binary, with an all “zeros” word corresponding to the
minimum gain setting (1x) and an all “ones” word corresponding to the maximum gain setting (5.8x).
D8
Set to 0
0
0
0
0
*Power-on default value.
Offset Registers
There are three PGA registers for individually programming the offset in the red, green and blue channels. Bits D8 through D0 con-
trol the offset range from –300 mV to +300 mV in 512 increments. The coding for the offset registers is sign magnitude, with D8 as
the sign bit. Table V shows the offset range as a function of the Bits D8 through D0.
D8
MSB
0
0
0
1
1
1
*Power-on default value.
REV. 0
D7
0
0
1
0
0
1
D7
Set to 0
0
0
0
0
D6
0
0
1
0
0
1
D6
Set to 0
0
0
0
0
D5
0
0
1
0
0
1
D5
MSB
0
0
1
1
Table IV. PGA Gain Register Settings
Table V. Offset Register Settings
D4
0
0
1
0
0
1
D4
0
0
1
1
D3
0
0
1
1
–11–
D3
0
0
1
0
0
1
D2
0
0
1
1
D2
0
0
1
0
0
1
D1
0
0
1
1
D1
0
0
1
0
0
1
D0
LSB
0*
1
0
1
Gain (V/V)
1.0
1.013
5.4
5.8
D0
LSB
0*
1
1
0
1
1
AD9814
Offset (mV)
0
+1.2
+300
0
–1.2
–300
Gain (dB)
0.0
0.12
14.6
15.25

Related parts for AD9814JRRL