LM1246DKBNANOPB National Semiconductor, LM1246DKBNANOPB Datasheet - Page 37

no-image

LM1246DKBNANOPB

Manufacturer Part Number
LM1246DKBNANOPB
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of LM1246DKBNANOPB

Lead Free Status / Rohs Status
Compliant
Bits 7–0
Bits 7–0
Bits 8–0
Bits 15–9
Control Register Definitions
Display Window 2 Horizontal Start Address:
Display Window 2 Vertical Start Address:
Display Window 2 Start Address:
Display Window 2 Column Width:
X
Bits 31–0
X
This register determines the horizontal start position of Window 2 in OSD pixels (not video signal pixels). The actual
position, to the right of the horizontal flyback pulse, is determined by multiplying this register value by 4 and adding
30. Due to pipeline delays, the first usable start location is approximately 42 OSD pixels following the horizontal
flyback time. For this reason, we recommend this register be programmed with a number larger than 2, otherwise
improper operation may result.
This register determines the Vertical start position of Window 2 in constant-height character lines (not video scan
lines). The actual position is determined by multiplying this register value by 2. (Note: each character line is treated
as a single auto-height character pixel line, so multiple scan lines may actually be displayed in order to maintain
accurate position relative to the OSD character cell size. (See the Constant Character Height Mechanism section.)
This register should be set so the entire OSD window is within the active video.
This register determines the starting address of Display Window 2 in the Display Page RAM. The power-on default
of 0x10 starts Window 2 at the midpoint of the Page RAM (0x8100). This location always contains the SL code for
the first line of Window 2.
These bits are reserved and should be set to zero.
X
COLWIDTH2B1 (0x841D)
COLWIDTH1B1 (0x8415)
COLWIDTH2B3 (0x841F)
W2STRTADRH (0x841B)
Reserved
These are the Display Window 1 Column Width 2x Enable Bits. These thirty-two bits correspond to
columns 31–0 of Display Window 1, respectively. A value of zero indicates the column will have
normal width (12 pixels). A “1” indicates the column will be twice as wide as normal (24 pixels). For
the double wide case, each Character Font pixel location will be displayed twice, in two
consecutive horizontal pixel locations. The user should note that if more than 32 display characters
are programmed to reside on a line, then all display characters after the first thirty-two will have
normal width (12 pixels).
X
X
X
Window 2 Column Width - High Bytes
Window 1 Column Width - Low Bytes
Window 2 Column Width - Low Bytes
Window 2 Horizontal Start Address
Window 2 Vertical Start Address
(Continued)
X
HSTRT2 (0x8418)
VSTRT2 (0x8419)
COL[31:16]
COL[15:0]
COL[15:0]
2H[7:0]
2V[7:0]
37
Window 2 Start Address
COLWIDTH2B0 (0x841C)
COLWIDTH2B2 (0x841E)
COLWIDTH1B0 (0x8414)
W2STRTADRL (0x841A)
2AD[8:0]
www.national.com

Related parts for LM1246DKBNANOPB