PIC18F452-I/P Microchip Technology Inc., PIC18F452-I/P Datasheet - Page 300

no-image

PIC18F452-I/P

Manufacturer Part Number
PIC18F452-I/P
Description
40 PIN, 32 KB FLASH, 1536 RAM, 34 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F452-I/P

A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
36
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F452-I/P
Manufacturer:
NXP
Quantity:
650
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHI
Quantity:
100
Part Number:
PIC18F452-I/P
Manufacturer:
MIC
Quantity:
11 200
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
18
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
732
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
620
Part Number:
PIC18F452-I/P
Manufacturer:
XILINX
0
Part Number:
PIC18F452-I/P
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC18F452-I/PT
Manufacturer:
EPSON
Quantity:
100
Part Number:
PIC18F452-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F452-I/PT
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC18F452-I/PT
Quantity:
5 000
PIC18F2420/2520/4420/4520
RETFIE
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
DS39631A-page 298
Q Cycle Activity:
After Interrupt
operation
Decode
PC
W
BSR
Status
GIE/GIEH, PEIE/GIEL
Q1
No
operation
operation
Return from Interrupt
RETFIE {s}
s
(TOS)
1
if s = 1
(WS)
(STATUSS)
(BSRS)
PCLATU, PCLATH are unchanged.
GIE/GIEH, PEIE/GIEL.
Return from interrupt. Stack is popped
and Top-of-Stack (TOS) is loaded into
the PC. Interrupts are enabled by
setting either the high or low priority
global interrupt enable bit. If ‘s’ = 1, the
contents of the shadow registers, WS,
STATUSS and BSRS, are loaded into
their corresponding registers, W,
Status and BSR. If ‘s’ = 0, no update of
these registers occurs (default).
1
2
RETFIE
0000
Q2
No
No
[0,1]
GIE/GIEH or PEIE/GIEL,
W,
PC,
1
BSR,
0000
=
=
=
=
=
operation
operation
Status,
Q3
No
No
TOS
WS
BSRS
STATUSS
1
0001
Set GIEH or
from stack
operation
POP PC
GIEL
Q4
No
000s
Preliminary
RETLW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
TABLE
Q Cycle Activity:
:
:
:
CALL TABLE ; W contains table
ADDWF PCL
RETLW k0
RETLW k1
RETLW kn
Before Instruction
After Instruction
operation
Decode
W
W
Q1
No
; offset value
; W now has
; table value
; W = offset
; Begin table
;
; End of table
=
=
operation
Return literal to W
RETLW k
0
k
(TOS)
PCLATU, PCLATH are unchanged
None
W is loaded with the eight-bit literal ‘k’.
The program counter is loaded from the
top of the stack (the return address).
The high address latch (PCLATH)
remains unchanged.
1
2
literal ‘k’
Read
0000
Q2
No
07h
value of kn
k
W,
 2004 Microchip Technology Inc.
255
PC,
1100
operation
Process
Data
Q3
No
kkkk
from stack,
Write to W
operation
POP PC
Q4
No
kkkk

Related parts for PIC18F452-I/P