PIC18F452-I/P Microchip Technology Inc., PIC18F452-I/P Datasheet - Page 292

no-image

PIC18F452-I/P

Manufacturer Part Number
PIC18F452-I/P
Description
40 PIN, 32 KB FLASH, 1536 RAM, 34 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F452-I/P

A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
36
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F452-I/P
Manufacturer:
NXP
Quantity:
650
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHI
Quantity:
100
Part Number:
PIC18F452-I/P
Manufacturer:
MIC
Quantity:
11 200
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
18
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
732
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
620
Part Number:
PIC18F452-I/P
Manufacturer:
XILINX
0
Part Number:
PIC18F452-I/P
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC18F452-I/PT
Manufacturer:
EPSON
Quantity:
100
Part Number:
PIC18F452-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F452-I/PT
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC18F452-I/PT
Quantity:
5 000
PIC18F2420/2520/4420/4520
IORLW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
DS39631A-page 290
Q Cycle Activity:
Before Instruction
After Instruction
Decode
W
W
Q1
=
=
Inclusive OR literal with W
IORLW k
0
(W) .OR. k
N, Z
The contents of W are ORed with the
eight-bit literal ‘k’. The result is placed in
W.
1
1
IORLW
literal ‘k’
Read
0000
Q2
k
9Ah
BFh
255
1001
35h
W
Process
Data
Q3
kkkk
Write to W
Q4
kkkk
Preliminary
IORWF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
Q Cycle Activity:
Before Instruction
After Instruction
Decode
RESULT =
W
RESULT =
W
Q1
=
=
register ‘f’
Inclusive OR W with f
IORWF
0
d
a
(W) .OR. (f)
N, Z
Inclusive OR W with register ‘f’. If ‘d’ is
‘0’, the result is placed in W. If ‘d’ is ‘1’,
the result is placed back in register ‘f’
(default).
If ‘a’ is ‘0’, the Access Bank is selected.
If ‘a’ is ‘1’, the BSR is used to select the
GPR bank (default).
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f
Section 24.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode” for details.
1
1
IORWF
Read
0001
Q2
13h
91h
13h
93h
f
[0,1]
[0,1]
 2004 Microchip Technology Inc.
255
RESULT, 0, 1
f {,d {,a}}
00da
Process
dest
Data
Q3
95 (5Fh). See
ffff
destination
Write to
Q4
ffff

Related parts for PIC18F452-I/P