PIC18F452-I/P Microchip Technology Inc., PIC18F452-I/P Datasheet - Page 183

no-image

PIC18F452-I/P

Manufacturer Part Number
PIC18F452-I/P
Description
40 PIN, 32 KB FLASH, 1536 RAM, 34 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F452-I/P

A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
36
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F452-I/P
Manufacturer:
NXP
Quantity:
650
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHI
Quantity:
100
Part Number:
PIC18F452-I/P
Manufacturer:
MIC
Quantity:
11 200
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
18
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
732
Part Number:
PIC18F452-I/P
Manufacturer:
MICROCHIP
Quantity:
620
Part Number:
PIC18F452-I/P
Manufacturer:
XILINX
0
Part Number:
PIC18F452-I/P
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC18F452-I/PT
Manufacturer:
EPSON
Quantity:
100
Part Number:
PIC18F452-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F452-I/PT
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC18F452-I/PT
Quantity:
5 000
17.4.4.5
When the CKP bit is cleared, the SCL output is forced
to ‘0’. However, clearing the CKP bit will not assert the
SCL output low until the SCL output is already sam-
pled low. Therefore, the CKP bit will not assert the
SCL line until an external I
FIGURE 17-12:
 2004 Microchip Technology Inc.
WR
SSPCON
SDA
SCL
CKP
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Clock Synchronization and
the CKP bit
CLOCK SYNCHRONIZATION TIMING
2
C master device has
DX
Master device
asserts clock
PIC18F2420/2520/4420/4520
Preliminary
already asserted the SCL line. The SCL output will
remain low until the CKP bit is set and all other
devices on the I
ensures that a write to the CKP bit will not violate the
minimum high time requirement for SCL (see
Figure 17-12).
Master device
deasserts clock
2
C bus have deasserted SCL. This
DS39631A-page 181
DX – 1

Related parts for PIC18F452-I/P