ST72F324BK6TAS STMicroelectronics, ST72F324BK6TAS Datasheet - Page 78

no-image

ST72F324BK6TAS

Manufacturer Part Number
ST72F324BK6TAS
Description
8-BIT MCU
Manufacturer
STMicroelectronics
Datasheet
On-chip peripherals
Note:
78/198
External clock
The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in the CR2 register.
The status of the EXEDG bit in the CR2 register determines the type of level transition on
the external clock pin EXTCLK that will trigger the free running counter.
The counter is synchronized with the falling edge of the internal CPU clock.
A minimum of four falling edges of the CPU clock must occur between two consecutive
active edges of the external clock; thus the external clock frequency must be less than a
quarter of the CPU clock frequency.
Figure 36. Counter timing diagram, internal clock divided by 2
Figure 37. Counter timing diagram, internal clock divided by 4
Figure 38. Counter timing diagram, internal clock divided by 8
The MCU is in reset state when the internal reset signal is high, when it is low the MCU is
running.
Timer Overflow Flag (TOF)
Timer Overflow Flag (TOF)
Timer Overflow Flag (TOF)
Counter register
Internal reset
Counter register
Counter register
Timer clock
CPU clock
Internal reset
Internal reset
Timer clock
Timer clock
CPU clock
CPU clock
Doc ID13466 Rev 4
FFFC
FFFC
FFFD FFFE FFFF 0000 0001 0002 0003
FFFD
FFFD
0000
0001
0000
ST72324B-Auto

Related parts for ST72F324BK6TAS