MAX11043ATL+ Maxim Integrated Products, MAX11043ATL+ Datasheet - Page 21

• Manufacturer Part Number: MAX11043ATL+
• Description: IC ADC 16BIT W/DAC 40-TQFN-EP
• Manufacturer: Maxim Integrated Products
• Type: ADC, DACr

Specifications of MAX11043ATL+

• Resolution (bits): 16 b
• Sampling Rate (per Second): 9.6M
• Data Interface: Serial
• Voltage Supply Source: Analog and Digital
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 40-TQFN Exposed Pad
• Number Of Converters: 4
• Conversion Rate: 1600 KSPs
• Resolution: 16 bit
• Interface Type: SPI
• Voltage Reference: 2.5 V
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 3 V
• Maximum Power Dissipation: 2963 mW
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Input Voltage: 3.3 V
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

CONFIG_ Register (0Ch–0Fh)
This register sets the input gain of each ADC channel
and selects one of the default filters or EQ function.
X<15:13>: Don’t-care bits.
BDAC3:BDAC0<12:9>: Sets the input bias voltage for
AC-coupled signals when ENBIAS_ is set to 1.
0000 = 33% of AVDD.
0001 = 35% of AVDD.
0010 = 38% of AVDD.
0011 = 40% of AVDD.
0100 = 42% of AVDD.
0101 = 44% of AVDD.
0110 = 46% of AVDD.
0111 = 48% of AVDD.
1000 = 50% of AVDD.
1001 = 52% of AVDD.
1010 = 54% of AVDD.
1011 = 56% of AVDD.
1100 = 58% of AVDD.
1101 = 60% of AVDD.
1110 = 62% of AVDD.
1111 = 65% of AVDD.
DIFF<8>: Input mode select bit.
1 = normal operation in all modes.
0 = use for a 2x input signal range in LP, gain = 1
mode. Note that THD degrades.
BIT 15
BIT 7
4-Channel, 16-Bit, Simultaneous-Sampling ADCs
EQ
X
with PGA, Filter, and 8-/12-Bit Dual-Stage DAC
______________________________________________________________________________________
MODG1
BIT 14
BIT 6
X
MODG0
BIT 13
BIT 5
X
BDAC3
PDPGA
BIT 12
BIT 4
EQ<7>: EQ function.
1 = analog EQ enabled.
0 = analog EQ disabled (default).
MODG1:MODG0<6:5>: ADC modulator gain.
00 = 1 (default).
01 = 2.
10 = 4.
11 = 4.
PDPGA<4>: PGA power-down control.
1 = PGA powered down, gain = 1.
0 = PGA powered, PGA gain set by PGAG (default).
FILT<3>: Programmable filter select.
1 = use preprogrammed LP filter.
0 = use preprogrammed EQ filter (default).
PGAG<2>: High PGA gain setting.
1 = PGA, gain = 16.
0 = PGA, gain = 8 (default).
ENBIASP<1>: Positive input bias enable. Bias voltage
set by BDAC3:BDAC0.
1 = selfbiasing enabled.
0 = selfbiasing disabled (default).
ENBIASN<0>: Negative input bias enable. Bias volt-
age set by BDAC3:BDAC0.
1 = selfbiasing enabled.
0 = selfbiasing disabled (default).
BDAC2
BIT 11
BIT 3
FILT
BDAC1
BIT 10
PGAG
BIT 2
ENBIASP
BDAC0
BIT 1
BIT 9
ENBIASN
BIT 0
BIT 8
DIFF
21