AD7190BRUZ Analog Devices Inc, AD7190BRUZ Datasheet - Page 31

IC ADC 2CH 24BIT W/PGA 24TSSOP

AD7190BRUZ

Manufacturer Part Number
AD7190BRUZ
Description
IC ADC 2CH 24BIT W/PGA 24TSSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7190BRUZ

Data Interface
DSP, MICROWIRE™, QSPI™, Serial, SPI™
Design Resources
Precision Weigh Scale Design Using AD7190 with Internal PGA (CN0102)
Number Of Bits
24
Sampling Rate (per Second)
4.8k
Number Of Converters
1
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
24-TSSOP (0.173", 4.40mm Width)
Resolution (bits)
24bit
Sampling Rate
4.8kSPS
Input Channel Type
Pseudo Differential
Supply Voltage Range - Analog
4.75V To 5.25V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7190BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7190BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7190BRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7190BRUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
DOUT/RDY
Continuous Conversion Mode
Continuous conversion is the default power-up mode. The
AD7190 converts continuously, the RDY bit in the status
register going low each time a conversion is complete. If CS is
low, the DOUT/ RDY line also goes low when a conversion is
completed. To read a conversion, the user writes to the com-
munications register, indicating that the next operation is a read
of the data register. When the data word has been read from the
data register, DOUT/ RDY goes high. The user can read this
register additional times, if required. However, the user must
ensure that the data register is not being accessed at the
completion of the next conversion or else the new conversion
word is lost.
SCLK
DIN
CS
0x58
Figure 30. Continuous Conversion
Rev. B | Page 31 of 40
DATA
When several channels are enabled, the ADC continuously
loops through the enabled channels, performing one conversion
on each channel per loop. The data register is updated as soon
as each conversion is available. The DOUT/ RDY pin pulses low
each time a conversion is available. The user can then read the
conversion while the ADC converts on the next enabled channel.
If the DAT_STA bit in the mode register is set to 1, the contents
of the status register are output along with the conversion each
time that the data read is performed. The status register indicates
the channel to which the conversion corresponds.
0x58
DATA
AD7190

Related parts for AD7190BRUZ