LMX2433TMX/NOPB National Semiconductor, LMX2433TMX/NOPB Datasheet - Page 37

• Manufacturer Part Number: LMX2433TMX/NOPB
• Description: IC SYNTHESIZER DL 3.6GHZ 20TSSOP
• Manufacturer: National Semiconductor
• Series: PLLatinum™r
• Type: PLL Frequency Synthesizerr

Specifications of LMX2433TMX/NOPB

• Pll: Yes with Bypass
• Input: CMOS
• Output: CMOS
• Number Of Circuits: 1
• Ratio - Input:output: 3:2
• Differential - Input:output: Yes/No
• Frequency - Max: 3.6GHz, 1.7GHz
• Divider/multiplier: No/No
• Voltage - Supply: 2.25 V ~ 2.75 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP
• Frequency-max: 3.6GHz
• For Use With: LMX2433EVAL - EVALUATION BOARD FOR LMX2433
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: LMX2433TMX

1.0 Functional Description
1.8.4 Reference Divider and Feedback Divider Output
The outputs of the various N and R dividers can be moni-
tored by selecting the appropriate Ftest/LD word. This is
essential when performing OSCin or Fin sensitivity measure-
ments. Refer to the LMX243x FinRF Sensitivity Test Setup
or LMX243x OSCin Sensitivity Test Setup sections for
more details. Note, the R and N outputs that are routed to
the Ftest/LD are R/2 and N/2 respectively. The internal /2
circuit is used to provide a 50% duty cycle. Refer to Section
2.10 for more details on how to route the appropriate divider
output to the Ftest/LD pin.
1.9 FASTLOCK OUTPUT
The LMX243x Fastlock feature allows a faster loop response
time during lock aquisition. The loop response time (lock
time) can be approximately halved if the loop bandwidth is
doubled. In order to achieve this, the same gain/ phase
relationship should be maintained when the loop bandwidth
is doubled. When the FLoutRF or OSCout/ FLoutIF pins are
configured as FastLock outputs, an open drain device is
enabled. The open drain device switches in a resistor paral-
lel, and of equal value, to R2 of the external loop filter. The
loop bandwidth is effectively doubled and stability is main-
tained. Once locked to the correct frequency, the PLL will
return to a steady state condition.The LMX243x offers two
methods to achieve Fastlock: manual and automatic.
Manual Fastlock is achieved by increasing the charge pump
current from 1 mA (RF_CPG/ IF_CPG Bit = 0) in the steady
state mode, to 4 mA (RF_CPG/ IF_CPG Bit = 1) in Fastlock
mode. Automatic Fastlock is achieved by programming the
timeout counter register (RF_TOC/ IF_TOC) with the appro-
priate number of phase comparison cycles that the RF/ IF
synthesizer will spend in the Fastlock state. Refer to Sec-
tions 2.6 and 2.9 for details on how to configure the
FLoutRF or OSCout/ FLoutIF output to an open drain Fast-
lock output.
1.10 COUNTER RESET
When the RF_RST/ IF_RST bit is enabled, both the feed-
back divider (RF_N/ IF_N) and reference divider (RF_R/
IF_R) are held at their load point. When the device is pro-
grammed to normal operation, both the feedback divider and
reference divder are enabled and resume counting in close
alignment to each other. Refer to Sections 2.4.5 and 2.7.5
for more details.
1.11 POWER CONTROL
The LMX243x device can be asynchronously powered down
when the EN pin is set LOW, independent of the state of the
powerdown bits. Note that the OSCout/ FLoutIF pin can still
Note: X refers to a don’t care condition.
EN Pin
0
1
1
1
1
IF_CPT Bit
RF_CPT/
X
0
1
0
1
(Continued)
IF_PD Bit
RF_PD/
X
0
0
1
1
37
be enabled if the ENosc pin is set HIGH, independent of the
state of the EN pin. This capability allows the oscillator buffer
to be used as a crystal oscillator. When EN is set HIGH,
powerdown is controlled through the MICROWIRE. The
powerdown word is comprised of the RF_PD/ IF_PD bit, in
conjuction with the RF_CPT/ IF_CPT bit. The powerdown
control word is used to set the operating mode of the device.
Refer to Sections 2.4.4, 2.5.4, 2.7.4, and 2.8.4 for details on
how to program the RF or IF powerdown bits.
When either synthesizer is powered down, the respective
prescaler, phase detector, and charge pump circuit is dis-
abled. The CPoutRF/ CPoutIF, FinRF/ FinIF, and FinRF
pins are all forced to a high impedance state. The reference
divider and feedback divider circuits are held at the load
point during powerdown. The oscillator buffer is disabled
when the ENosc pin is set LOW. The OSCin pin is forced to
a HIGH state through an approximate 100 kΩ resistance
when this condition exists. When either synthesizer is acti-
vated, the respective prescaler, phase detector, charge
pump circuit, and the oscillator buffer are all powered up.
The feedback divider and reference divider are held at their
load point. This allows the reference oscillator, feedback
divider, reference divider and prescaler circuitry to reach
proper bias levels. After a finite delay, the feedback and
reference dividers are enabled and they resume counting in
close alignment (the maximum error is one prescaler cycle).
The MICROWIRE control register remains active and ca-
pable of loading and latching data while in powerdown
mode.
1.11.1 Synchronous Powerdown Mode
In this mode, the powerdown function is gated by the charge
pump. When the device is configured for synchronous pow-
erdown, the device will enter the powerdown mode upon
completion of the next charge pump pulse event.
1.11.2 Asynchronous Powerdown Mode
In this mode, the powerdown function is NOT gated by the
completion of a charge pump pulse event. When the device
is configured for asynchronous powerdown, the part will go
into powerdown mode immediately.
Asynchronous Powerdown
PLL Active.
Normal Operation
PLL Active.
Charge Pump Output in High Impedance State
Synchronous Powerdown
Asynchronous Powerdown
Operating Mode
www.national.com
*