IPPOSPHYP3 Altera, IPPOSPHYP3 Datasheet - Page 56
IPPOSPHYP3
Manufacturer Part Number
IPPOSPHYP3
Description
Manufacturer
Altera
Datasheet
1.IPPOSPHYP3.pdf
(62 pages)
Specifications of IPPOSPHYP3
Lead Free Status / RoHS Status
Not Compliant
- Current page: 56 of 62
- Download datasheet (2Mb)
3–28
Table 3–13. Atlantic Interface Data Signals (Part 2 of 2)
POS-PHY Level 2 and 3 Compiler User Guide
err
mty[2:0]
mty[1:0]
mty[0:0]
Signal
Error indicator. err indicates that the current packet is aborted and should be discarded. err may be
asserted at any time during the current packet, but once asserted it can only be deasserted on the clock
cycle after eop is asserted. The POS-PHY MegaCore function sees this signal as either terr or rerr,
depending on the data flow direction. Conditions that can cause rerr to be set can be, but are not
limited to, FIFO buffer overflow, abort-sequence detection, missing SOP, missing EOP, and parity errors.
Word empty bytes. mty indicates the number of invalid (empty) bytes of data in dat. The mty bus
should always be all zero, except during the last transfer of a packet on dat. When eop is asserted, the
number of invalid packet data bytes on dat is specified by mty. The definition of mty is compatible
with the mod signal in the POS-PHY level 2 and 3 specifications.
mty = ‘000’, All dat bytes are valid
mty = ‘001’, dat[7:0] are invalid
mty = ‘010’, dat[15:0] are invalid
mty = ‘011’, dat[23:0] are invalid
mty = ‘100’, dat[31:0] are invalid
mty = ‘101’, dat[39:0] are invalid
mty = ‘110’, dat[47:0] are invalid
mty = ‘111’, dat[55:0] are invalid
An 8-bit dat bus requires no mty signal
A 16-bit dat bus requires a mty[0] signal
A 32-bit dat bus requires a mty[1:0] signal
A 64-bit dat bus requires a mty[2:0] signal
mty can only be non-zero when eop is asserted.
Table 3–14
shows the Atlantic control interface signal definitions.
Preliminary
Description
© November 2009 Altera Corporation
Chapter 3: Functional Description
Interface Signals
Related parts for IPPOSPHYP3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: