M393T5750CZ3-CD5 Samsung Semiconductor, M393T5750CZ3-CD5 Datasheet - Page 2

• Manufacturer Part Number: M393T5750CZ3-CD5
• Manufacturer: Samsung Semiconductor

Specifications of M393T5750CZ3-CD5

• Lead Free Status / RoHS Status: Compliant

RDIMM
Table of Contents
1.0 DDR2 Registered DIMM Ordering Information ..........................................................................4
2.0 Features ........................................................................................................................................4
3.0 Address Configuration ................................................................................................................4
4.0 Pin Configurations (Front side/Back side) ................................................................................5
5.0 Pin Description ............................................................................................................................5
6.0 Input/Output Function Description ............................................................................................6
7.0 Functional Block Diagram ...........................................................................................................7
8.0 Absolute Maximum DC Ratings ................................................................................................12
9.0 AC & DC Operating Conditions ................................................................................................12
10.0 IDD Specification Parameters Definition ...............................................................................14
11.0 Operating Current Table (TA=0oC, VDD= 1.9V) ....................................................................15
12.0 Input/Output Capacitance .......................................................................................................19
13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 .....................................19
14.0 Physical Dimensions ...............................................................................................................22
15.0 240 Pin DDR2 Registered DIMM Clock Topology .................................................................25
7.1 512MB, 64Mx72 Module (M393T6553CZ3 / M393T6553CZA )
7.2 1GB, 128Mx72 Module (M393T2953CZ3 / M393T2953CZA )
7.3 1GB, 128Mx72 Module (M393T2950CZ3 / M393T2950CZA )
7.4 2GB, 256Mx72 Module (M393T5750CZ3-CCC/D5, M393T5750CZA-CCC/D5/E6)
7.5 2GB, 256Mx72 Module (M393T5750CZA-CF7)
9.1 Recommended DC Operating Conditions (SSTL - 1.8)
9.2 Operating Temperature Condition
9.3 Input DC Logic Level
9.4 Input AC Logic Level
9.5 AC Input Test Conditions
11.1 M393T6553CZ3 / M393T6553CZA : 512MB(64Mx8 *9) Module
11.2 M393T6553CZ3 / M393T6553CZA : 512MB(64Mx8 *9) Module
11.3 M393T2953CZ3 / M393T2953CZA : 1GB(64Mx8 *18) Module
11.4 M393T2953CZ3 / M393T2953CZA : 1GB(64Mx8 *18) Module
11.5 M393T2950CZ3 / M393T2950CZA : 1GB(128Mx4 *18) Module
11.6 M393T2950CZ3 / M393T2950CZA : 1GB(128Mx4 *18) Module
11.7 M393T5750CZ3 / M393T5750CZA : 2GB(128Mx4 *36) Module
11.8 M393T5750CZ3 / M393T5750CZA : 2GB(128Mx4 *36) Module
13.1 Refresh Parameters by Device Density
13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
13.3 Timing Parameters by Speed Grade
14.1 64Mbx8 based 64Mx72 Module (1 Rank)
14.2 64Mbx8 based 64Mx72 Module (1 Rank)
14.3 64Mbx8/128Mbx4 based 128Mx72 Module (2/1 Ranks)
..................................................................................................................13
.................................................................................................................13
............................................................................................................13
................................................................................................13
..........................................................................................20
......................................................................................19
....................................................................................22
....................................................................................23
.................................................................................11
2 of 25
.....................................................................12
.................................................................24
................................................................8
................................................................9
...............................................................7
............................................................16
............................................................16
.........................................................15
.........................................................15
.........................................................17
.........................................................18
.........................................................18
........................................................17
...........................................19
...................................10
DDR2 SDRAM
Rev. 1.8 May 2007