MAX1385BETM+ Maxim Integrated Products, MAX1385BETM+ Datasheet - Page 29

• Manufacturer Part Number: MAX1385BETM+
• Description: RF Wireless Misc IC CTRLR LDMOS BIAS 5V
• Manufacturer: Maxim Integrated Products

Specifications of MAX1385BETM+

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Use the following equation to find the required thresh-
old code for a specified threshold current:
where I
R
of the PGA, V
I
in decimal.
Select PGA gain settings, clock modes, and DAC and
ADC reference modes by sending the appropriate write
command byte followed by data bits D15–D0 (see
Table 7). Bits D15–D10 are don’t care. Read the Device
Configuration register by sending the appropriate read
command byte. Program PG2SET1 and PG2SET0 to set
channel 2’s current-sense amplifier gain (see Table 7a).
Program PG1SET1 and PG1SET0 to set channel 1’s
current-sense amplifier gain (see Table 7a). Set
CKSEL1 and CKSEL0 to determine the conversion and
acquisition timing clock modes (see Table 7b). See the
ADC Clock Modes section for a functional description
Table 4. TL1 and TL2 (Read/Write)
X = Don’t care.
Table 5. IH1 and IH2 (Read/Write)
X = Don’t care.
Table 6. IL1 and IL2 (Read/Write)
X = Don’t care.
THRESH
POR
Bit Value
(°C)
POR
Bit Value
POR
Bit Value
SENSE
I
THRESH
DRAIN
is the sense resistor, Av
is the resulting threshold register value
D15
D15
D15
=
X
X
X
X
X
X
I
REFADC
DRAIN
is the current threshold in amperes,
D14
D14
D14
X
X
X
X
X
X
______________________________________________________________________________________
×
is the ADC reference voltage, and
R
D13
D13
D13
SENSE
X
X
X
X
X
X
D12
D12
D12
X
X
X
X
X
X
×
Av
PGA
DCFIG (Read/Write)
(MSB)
(MSB)
PGA
-256
D11
D11
(MSB)
—
1
0
D11
is the voltage gain
—
Dual RF LDMOS Bias Controllers
1
×
V
+128
REFADC
D10
D10
4096
—
0
0
D10
—
1
+64
D9
D9
—
0
0
D9
—
1
+32
D8
D8
—
0
0
D8
—
1
of each clock mode. Set REFADC1 and REFADC0 to
select external/internal reference for the ADC (see
Table 7c). Set REFDAC1 and REFDAC0 to select exter-
nal/internal reference for both DACs (see Table 7d).
When mode 11 is selected, the external capacitor that
is connected to the REFADC is charged by a resistor
with a typical value of 400kΩ. This time constant needs
to be allowed for powering up the reference. Avoid
leakage paths to REFADC.
The Software Alarm Configuration register controls the
behavior of outputs SAFE1, SAFE2, and ALARM. Write
to the Software Alarm Configuration register by sending
the appropriate write command byte followed by data
bits D15–D0 (see Table 8). Bits D15–D12 are don’t
care. Read the Software Alarm Configuration register
by sending the appropriate command byte.
Set ALMSCLR to 1 to immediately set all temperature/
current threshold registers to their POR state. In addi-
tion, temperature-/current-related bits of the Flag regis-
ter are also reset to their POR state. The ALMSCLR
resets to 0 immediately after a write. Set ALARMCMP to
1 to enable output-comparator mode for ALARM and to
0 to enable output-interrupt mode for ALARM (see the
+16
D7
with I
D7
—
0
0
D7
—
1
D6
+8
D6
—
0
0
D6
—
1
D5
D5
+4
—
2
0
0
D5
—
1
C/SPI Interface
D4
D4
+2
—
0
0
D4
—
1
D3
+1
D3
—
0
0
ALMSCFG (Read/Write)
D3
—
1
+0.5
D2
D2
—
0
0
D2
—
1
+0.25
D1
D1
—
0
0
D1
—
1
+0.125
(LSB)
(LSB)
(LSB)
D0
D0
—
D0
—
0
0
1
29