NCN6001DTBR2G ON Semiconductor, NCN6001DTBR2G Datasheet - Page 4

• Manufacturer Part Number: NCN6001DTBR2G
• Description: IC INTERFACE SMART CARD 20TSSOP
• Manufacturer: ON Semiconductor

Specifications of NCN6001DTBR2G

• Applications: Smart Card
• Interface: Microcontroller
• Voltage - Supply: 2.75 V ~ 5.5 V
• Package / Case: 20-TSSOP
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 25 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: NCN6001DTBR2GOS; NCN6001DTBR2GOS; NCN6001DTBR2GOSTR

PIN FUNCTIONS AND DESCRIPTION
TSSOP
1
2
3
4
5
6
7
8
9
LLGA
18
19
20
1
2
3
4
5
6
CLK_SPI
EN_RPU
CLK_IN
Name
MOSI
MISO
V
INT
CS
I/O
CC
INPUT, Logic
Input/Output
impedance
OUTPUT
OUTPUT
POWER
CLOCK
INPUT
INPUT
INPUT
INPUT
Pullup
Pullup
Type
High
This pin is connected to an external microcontroller interface. A bidirectional level
translator adapts the serial I/O signal between the smart card and the microcontroller.
The level translator is enabled when CS = L, the sub address has been selected and
the system operates in the Asynchronous mode. When a Synchronous card is in use,
this pin is disconnected and the data and the transaction take place with the MISO b3
register.
The internal pullup resistor connected on the mC side is activated and visible by the
selected chip only.
This pin is activated LOW when a card has been inserted and detected by CRD_DET
pin. Similarly, an interrupt is generated when the CRD_VCC output is overloaded, or
when the card has been extracted whatever be the transaction status (running or
standby).
The INT signal is reset to High according to Table 7 and Figure 11. On the other hand,
the pin is forced to a logic High when the input voltage V
The built−in Schmitt trigger receiver makes this pin suitable for a large type of clock
signal (Figure 30). This pin can be connected to either the microcontroller master
clock, or to a crystal signal, to drive the external smart cards. The signal is fed to the
internal clock selector circuit and translated to the CRD_CLK pin at either the same
frequency, or divided by 2 or 4, depending upon the programming mode.
Note: The chip guarantees the EMV 50% Duty Cycle when the clock divider ratio is
1/2 or 1/4, even when the CLK_IN signal is out of the 45% to 55% range specified by
ISO and EMV specifications.
Care must be observed, at PCB level, to minimize the pick−up noise coming from the
CLK_IN line.
Master Out Slave In: SPI Data Input from the external microcontroller. This byte
contents the address of the selected chip among the four possible, together with the
programming code for a given interface.
Clock Signal to synchronize the SPI data transfer. The built−in Schmitt trigger receiver
makes this pin compatible with a wide range of input clock signal (Figure 30). This
clock is fully independent from the CLK_IN signal and does not play any role with the
data transaction.
This pin is used to activate the I/O internal pullup resistor according to the here below
true table:
When two or more NCN6001 chips shares the same I/O bus, one chip only shall have
the internal pullup resistor enabled to avoid any overload of the I/O line.
Moreover, when Asynchronous and Synchronous cards are handled by the interfaces,
the activated I/O pullup resistor must preferably be the one associated with the
Asynchronous circuit
On the other hand, since no internal pullup bias resistor is built in the chip, pin 6 must
be connected to the right voltage level to make sure the logic function is satisfied.
Master In Slave Out: SPI Data Output from the NCN6001. This byte carries the state
of the interface, the serial transfer being achieved according to the programmed mode
(Table 2), using the same CLK_SPI signal and during the same MOSI time frame. The
three high bits [b7:b5] have no meaning and shall be discarded by the microcontroller.
An external 4.7 kW Pull down resistor might be necessary to avoid misunderstanding
of the pin 7 voltage during the High Z state.
This pin synchronizes the SPI communication and provides the chip address and
selected functions.
All the NCN6001 functions, both programming and card transaction, are disabled
when CS = H.
This pin is connected to the NCN6001 supply voltage and must be bypassed to
ground by a 10 mF/6.0 V capacitor.
Since tantalum capacitors have relative high ESR, using low ESR ceramic type
(MURATA X5R, Resr < 100 mW) is highly recommended.
http://onsemi.com
EN_RPU = Low → I/O Pullup resistor disconnected
EN_RPU = High → I/O Pullup resistor connected
4
.
Description
CC
drops below 2.0 V.