NCN6001DTBR2G ON Semiconductor, NCN6001DTBR2G Datasheet - Page 23

• Manufacturer Part Number: NCN6001DTBR2G
• Description: IC INTERFACE SMART CARD 20TSSOP
• Manufacturer: ON Semiconductor

Specifications of NCN6001DTBR2G

• Applications: Smart Card
• Interface: Microcontroller
• Voltage - Supply: 2.75 V ~ 5.5 V
• Package / Case: 20-TSSOP
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 25 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: NCN6001DTBR2GOS; NCN6001DTBR2GOS; NCN6001DTBR2GOSTR

The system operates with a two cycles concept (all comments are referenced to Figure 17 and Figure 18):
the card is extracted from the socket, the active pull down Q7
rapidly discharges the output reservoir capacitor, making
sure the output voltage is below 0.4 V when the card slides
across the ISO contacts.
NCN6001 characterization, the best comprise, at time of
printing this document, is to use two 4.7 mF/10 V/
ceramic/X7R capacitors in parallel to achieve the
CRD_VCC filtering. The ESR will not extend 50 mW over
1 − Cycle 1
2 − Cycle 2
When the CRD_VCC is programmed to zero volt, or when
Based on the experiments carried out during the
CRD_VCC
Q1/Q4
Q2/Q3
Q5/Q6
IL
Q1 and Q4 are switched ON and the inductor L1 is charged by the energy supplied by the external battery.
During this phase, the pair Q2/Q3 and the pair Q5/Q6 are switched OFF.
The current flowing the two MOSFET Q1 and Q4 is internally monitored and will be switched OFF when
the Ipeak value (depending upon the programmed output voltage value) is reached. At this point, Cycle 1 is
completed and Cycle 2 takes place. The ON time is a function of the battery voltage and the value of the induct-
or network (L and Zr) connected across pins 10/11.
A 4 ms timeout structure ensures the system does run in a continuous Cycle 1 loop
Q2 and Q3 are switched ON and the energy stored into the inductor L1 is dumped into the external load
through Q2. During this phase, the pair Q1/Q4 and the pair Q5/Q6 are switched OFF.
The current flow period is constant (900 ns typical) and Cycle 1 repeats after this time if the CRD_VCC
voltage is below the specified value.
When the output voltage reaches the specified value (1.8 V, 3.0 V or 5.0 V), Q2 and Q3 are switched OFF
immediately to avoid over voltage on the output load. In the meantime, the two extra NMOS Q5 and Q6 are
switched ON to fully discharge any current stored into the inductor, avoiding ringing and voltage spikes over
the system. Figure 18 illustrates the theoretical waveforms present in the DC/DC converter.
t
on
CRD_VCC Voltage Regulated
t
off
Charge CRD_VCC
Figure 18. Theoretical DC/DC Operating Waveforms
http://onsemi.com
(Time is Not to Scale)
CRD_VCC Charged
23
the temperature range and the combination of standard parts
provide an acceptable –20% to +20% tolerance, together
with a low cost. Table 9 gives a quick comparison between
the most common type of capacitors. Obviously, the
capacitor must be SMD type to achieve the extremely low
ESR and ESL necessary for this application. Figure 19
illustrates the CRD_VCC ripple observed in the NCN6001
demo board depending upon the type of capacitor used to
filter the output voltage.
I
peak
V
ripple
Next CRD_VCC Charge