MC9S08GB60CFU Freescale Semiconductor, MC9S08GB60CFU Datasheet - Page 79

no-image

MC9S08GB60CFU

Manufacturer Part Number
MC9S08GB60CFU
Description
IC MCU 60K FLASH 20MHZ 64-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of MC9S08GB60CFU

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
56
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
For Use With
M68DEMO908GB60E - BOARD DEMO MC9S08GB60M68EVB908GB60E - BOARD EVAL FOR MC9S08GB60
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GB60CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB60CFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC9S08GB60CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB60CFUE
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
MC9S08GB60CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GB60CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
6.2
Parallel I/O features, depending on package choice, include:
6.3
The MC9S08GB/GT has a total of 56 parallel I/O pins (one is output only) in seven 8-bit ports
(PTA–PTG). Not all pins are bonded out in all packages. Consult the pin assignment in
and
when they are not used by other on-chip peripheral systems.
After reset, BKGD/MS is enabled and therefore is not usable as an output pin until BKGDPE in SOPT is
cleared. The rest of the peripheral functions are disabled. After reset, all data direction and pullup enable
controls are set to 0s. These pins default to being high-impedance inputs with on-chip pullup devices
disabled.
The following paragraphs discuss each port and the software controls that determine each pin’s use.
6.3.1
Port A is an 8-bit port shared among the KBI keyboard interrupt inputs and general-purpose I/O. Any pins
enabled as KBI inputs will be forced to act as inputs.
Port A pins are available as general-purpose I/O pins controlled by the port A data (PTAD), data direction
(PTADD), pullup enable (PTAPE), and slew rate control (PTASE) registers. Refer to
I/O
Freescale Semiconductor
Controls,”
Connections,” for available parallel I/O pins. All of these pins are available for general-purpose I/O
Port A
A total of 56 general-purpose I/O pins in seven ports (PTG0 is output only)
High-current drivers on port C and port F pins
Hysteresis input buffers
Software-controlled pullups on each input pin
Software-controlled slew rate output buffers
Eight port A pins shared with KBI1
Eight port B pins shared with ATD1
Eight high-current port C pins shared with SCI2 and IIC1
Eight port D pins shared with TPM1 and TPM2
Eight port E pins shared with SCI1 and SPI1
Eight high-current port F pins
Eight port G pins shared with EXTAL, XTAL, and BKGD/MS
Features
Pin Descriptions
Port A and Keyboard Interrupts
for more information about general-purpose I/O control.
MCU Pin:
KBI1P7
PTA7/
Bit 7
MC9S08GB/GT Data Sheet, Rev. 2.3
KBI1P6
PTA6/
Figure 6-2. Port A Pin Names
6
KBI1P5
PTA5/
5
KBI1P4
PTA4/
4
KBI1P3
PTA3/
3
KBI1P2
PTA2/
2
KBI1P1
PTA1/
Section 6.4, “Parallel
1
Chapter 2, “Pins
KBI1P0
PTA0/
Bit 0
Features
79

Related parts for MC9S08GB60CFU