MC9S08GB60CFU Freescale Semiconductor, MC9S08GB60CFU Datasheet - Page 65

no-image

MC9S08GB60CFU

Manufacturer Part Number
MC9S08GB60CFU
Description
IC MCU 60K FLASH 20MHZ 64-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of MC9S08GB60CFU

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
56
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LQFP
For Use With
M68DEMO908GB60E - BOARD DEMO MC9S08GB60M68EVB908GB60E - BOARD EVAL FOR MC9S08GB60
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GB60CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB60CFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC9S08GB60CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB60CFUE
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
MC9S08GB60CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GB60CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
5.5.2.2
The IRQMOD control bit re-configures the detection logic so it detects edge events and pin levels. In this
edge detection mode, the IRQF status flag becomes set when an edge is detected (when the IRQ pin
changes from the deasserted to the asserted level), but the flag is continuously set (and cannot be cleared)
as long as the IRQ pin remains at the asserted level.
5.5.3
Table 5-1
bottom of the table. The high-order byte of the address for the interrupt service routine is located at the
first address in the vector address column, and the low-order byte of the address for the interrupt service
routine is located at the next higher address.
When an interrupt condition occurs, an associated flag bit becomes set. If the associated local interrupt
enable is 1, an interrupt request is sent to the CPU. Within the CPU, if the global interrupt mask (I bit in
the CCR) is 0, the CPU will finish the current instruction, stack the PCL, PCH, X, A, and CCR CPU
registers, set the I bit, and then fetch the interrupt vector for the highest priority pending interrupt.
Processing then continues in the interrupt service routine.
Freescale Semiconductor
provides a summary of all interrupt sources. Higher-priority sources are located toward the
Interrupt Vectors, Sources, and Local Masks
Edge and Level Sensitivity
The voltage measured on the pulled up IRQ pin may be as low as V
V. The internal gates connected to this pin are pulled all the way to V
other pins with enabled pullup resistors will have an unloaded measurement
of V
DD
.
MC9S08GB/GT Data Sheet, Rev. 2.3
NOTE
DD
DD
– 0.7
. All
Interrupts
65

Related parts for MC9S08GB60CFU