PIC16F877-20/P Microchip Technology, PIC16F877-20/P Datasheet - Page 298

IC MCU FLASH 8KX14 EE 40DIP

PIC16F877-20/P

Manufacturer Part Number
PIC16F877-20/P
Description
IC MCU FLASH 8KX14 EE 40DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr

Specifications of PIC16F877-20/P

Core Size
8-Bit
Program Memory Size
14KB (8K x 14)
Core Processor
PIC
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
33
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
40-DIP (0.600", 15.24mm)
Controller Family/series
PIC16F
No. Of I/o's
33
Eeprom Memory Size
256Byte
Ram Memory Size
368Byte
Cpu Speed
20MHz
No. Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
444-1001 - DEMO BOARD FOR PICMICRO MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F877-20/P
Manufacturer:
MICROCHIP
Quantity:
510
Part Number:
PIC16F877-20/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F877-20/PQ
Manufacturer:
LT
Quantity:
1 944
Part Number:
PIC16F877-20/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F877-20/PT
Manufacturer:
NUVOTON
Quantity:
5 600
Part Number:
PIC16F877-20/PT
Manufacturer:
Microchip Technology
Quantity:
1 820
Part Number:
PIC16F877-20/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16F877-20/PT
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC16F877-20/PT
0
PICmicro MID-RANGE MCU FAMILY
17.4.1.2
DS31017A-page 17-22
Slave Reception
When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the
SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.
When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An
overflow condition is defined as either the BF bit (SSPSTAT<0>) is set or the SSPOV bit
(SSPCON1<6>) is set.
An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in
software. The SSPSTAT register is used to determine the status of the received byte.
Note:
The SSPBUF will be loaded if the SSPOV bit is set and the BF flag bit is cleared. If
a read of the SSPBUF was performed, but the user did not clear the state of the
SSPOV bit before the next receive occurred. The ACK is not sent and the SSPBUF
is updated.
Preliminary
1997 Microchip Technology Inc.

Related parts for PIC16F877-20/P