CY37032VP Cypress Semiconductor Corp., CY37032VP Datasheet

no-image

CY37032VP

Manufacturer Part Number
CY37032VP
Description
5V, 3.3V, Isr High-performance CPLDS
Manufacturer
Cypress Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY37032VP-100AC
Manufacturer:
CIRRUS
Quantity:
7
Part Number:
CY37032VP44-100AC
Manufacturer:
CYPRESS
Quantity:
513
Part Number:
CY37032VP44-100AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY37032VP44-100AC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY37032VP44-100ACT
Quantity:
1 054
Part Number:
CY37032VP44-100AI
Manufacturer:
CY
Quantity:
2 757
Part Number:
CY37032VP44-100AI
Manufacturer:
CYPRESS
Quantity:
364
Part Number:
CY37032VP44-100AI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY37032VP44-100AXC
Manufacturer:
CYPRESS
Quantity:
526
Part Number:
CY37032VP44-100AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY37032VP44-100AXC
Quantity:
50 008
Part Number:
CY37032VP44-100AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY37032VP44-100AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY37032VP44-100AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY37032VP44-100JC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Cypress Semiconductor Corporation
Document #: 38-03007 Rev. **
Features
Note:
1.
• In-System Reprogrammable™ (ISR™) CMOS CPLDs
• High density
• Simple timing model
• 3.3V and 5V versions
• PCI Compatible
• Programmable Bus-Hold capabilities on all I/Os
• Intelligent product term allocator provides:
• Flexible clocking
• Consistent package/pinout offering across all densities
• Packages
— JTAG interface for reconfigurability
— Design changes don’t cause pinout changes
— Design changes don’t cause timing changes
— 32 to 512 macrocells
— 32 to 264 I/O pins
— 5 dedicated inputs including 4 clock pins
— No fanout delays
— No expander delays
— No dedicated vs. I/O pin delays
— No additional delay through PIM
— No penalty for using full 16 product terms
— No delay for steering or sharing product terms
— 0 to 16 product terms to any macrocell
— Product term steering on an individual basis
— Product term sharing among local macrocells
— 4 synchronous clocks per device
— Product Term clocking
— Clock polarity control per logic block
— Simplifies design migration
— Same pinout for 3.3V and 5.0V devices
— 44 to 400 Leads in PLCC, CLCC, PQFP, TQFP, CQFP,
Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to V
BGA, and Fine-Pitch BGA packages
[1]
5V, 3.3V, ISR™ High-Performance CPLDs
3901 North First Street
General Description
The Ultra37000™ family of CMOS CPLDs provides a range of
high-density programmable logic solutions with unparalleled
system performance. The Ultra37000 family is designed to
bring the flexibility, ease of use, and performance of the 22V10
to high-density CPLDs. The architecture is based on a number
of logic blocks that are connected by a Programmable Inter-
connect Matrix (PIM). Each logic block features its own prod-
uct term array, product term allocator, and 16 macrocells. The
PIM distributes signals from the logic block outputs and all in-
put pins to the logic block inputs.
All of the Ultra37000 devices are electrically erasable and In-
System Reprogrammable (ISR), which simplifies both design
and manufacturing flows, thereby reducing costs. The ISR fea-
ture provides the ability to reconfigure the devices without hav-
ing design changes cause pinout or timing changes. The
Cypress ISR function is implemented through a JTAG-compli-
ant serial interface. Data is shifted in and out through the TDI
and TDO pins, respectively. Because of the superior routability
and simple timing model of the Ultra37000 devices, ISR allows
users to change existing logic designs while simultaneously
fixing pinout assignments and maintaining system perfor-
mance.
The entire family features JTAG for ISR and boundary scan,
and is compatible with the PCI Local Bus specification, meet-
ing the electrical and timing requirements. The Ultra37000
family features user programmable bus-hold capabilities on all
I/Os.
Ultra37000 5.0V Devices
The Ultra37000 devices operate with a 5V supply and can sup-
port 5V or 3.3V I/O levels. V
pability of interfacing to either a 5V or 3.3V bus. By connecting
the V
outputs. If V
3.3V JEDEC standard CMOS levels and are 5V tolerant.
These devices require 5V ISR programming.
Ultra37000V 3.3V Devices
Devices operating with a 3.3V supply require 3.3V on all V
pins, reducing the device’s power consumption. These devices
support 3.3V JEDEC standard CMOS output levels, and are
5V tolerant. These devices allow 3.3V ISR programming.
CC
, PCI V
CCO
IH
=2V.
pins to 5V the user insures 5V TTL levels on the
San Jose
Ultra37000™ CPLD Family
CCO
is connected to 3.3V the output levels meet
CA 95134
CCO
connections provide the ca-
Revised March 15, 2001
408-943-2600
CCO

Related parts for CY37032VP

Related keywords