W256 Cypress Semiconductor Corp., W256 Datasheet

no-image

W256

Manufacturer Part Number
W256
Description
12 Output Buffer For 2 DDR And 3 Sdram Dimms
Manufacturer
Cypress Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W256
Manufacturer:
TOREX
Quantity:
1 409
Part Number:
W256
Quantity:
5 586
Part Number:
W256H
Manufacturer:
OKI
Quantity:
6 220
Part Number:
W256H
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
W256HT
Manufacturer:
CYP
Quantity:
20 000
Part Number:
W256NLBFW013TYY000
Manufacturer:
SAMSUNG
Quantity:
91
Part Number:
W256NLBFW013TYY000
Manufacturer:
ST
0
Part Number:
W256NLBFW013TYY000
Manufacturer:
ST
Quantity:
20 000
Features
Cypress Semiconductor Corporation
• One input to 12 output buffer/drivers
• Supports up to 2 DDR DIMMs or 3 SDRAM DIMMS
• One additional output for feedback
• SMBus interface for individual output control
• Low skew outputs (< 100 ps)
• Supports 266 MHz DDR SDRAM
• Dedicated pin for power management support
SCLOCK
PWR_DWN#
Block Diagram
SEL_DDR
BUF_IN
SDATA
12 Output Buffer for 2 DDR and 3 SDRAM DIMMS
Powerdown
Decoding
VDD3.5_2.5
Control
SMBus
&
3901 North First Street
Preliminary
DDR5T_SDRAM10
DDR4C_SDRAM9
DDR5C_SDRAM11
DDR4T_SDRAM8
FBOUT
DDR0T_SDRAM0
DDR0C_SDRAM1
DDR1T_SDRAM2
DDR1C_SDRAM3
DDR2T_SDRAM4
DDR2C_SDRAM5
DDR3T_SDRAM6
DDR3C_SDRAM7
Functional Description
The W256 is a 3.3V/2.5V buffer designed to distribute
high-speed clocks in PC applications. The part has 12 outputs.
Designers can configure these outputs to support 3 unbuffered
standard SDRAM DIMMs and 2 DDR DIMMs. The W256 can
be used in conjunction with the W250-02 or similar clock syn-
thesizer for the VIA Pro 266 chipset.
The W256 also includes an SMBus interface which can enable
or disable each output clock. On power-up, all output clocks
are enabled (internal pull up).
• Space-saving 28-pin SSOP package
D D R 0C _S D R A M 1
D D R 1C _S D R A M 3
D D R 2C _S D R A M 5
D D R 0T_S D R A M 0
D D R 1T_S D R A M 2
D D R 2T_S D R A M 4
Note:
1.
*P W R _D W N #
San Jose
Internal 100K pull-up resistors present on inputs marked with
*. Design should not rely solely on internal pull-up resistor to
set I/O pins HIGH.
V D D 3.3_2.5
V D D 3.3_2.5
V D D 3.3_2.5
B U F _IN
FB O U T
G N D
G N D
Pin Configuration
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Top View
CA 95134
SSOP
March 16, 2001, Rev. *A
28
27
26
25
24
23
22
21
20
19
18
17
16
15
[1]
S E L_D D R *
D D R 5T_S D R A M 10
D D R 5C _S D R A M 11
V D D 3.3_2.5
G N D
D D R 4T_S D R A M 8
D D R 4C _S D R A M 9
V D D 3.3_2.5
G N D
D D R 3T_S D R A M 6
D D R 3C _S D R A M 7
G N D
S C LK
S D ATA
408-943-2600
W256

Related parts for W256

W256 Summary of contents

Page 1

... SDRAM DIMMs and 2 DDR DIMMs. The W256 can be used in conjunction with the W250-02 or similar clock syn- thesizer for the VIA Pro 266 chipset. The W256 also includes an SMBus interface which can enable or disable each output clock. On power-up, all output clocks are enabled (internal pull up). ...

Page 2

... Clock outputs. These outputs provide complementary copies of BUF_IN when SEL_DDR is active. These outputs provide copies of BUF_IN when SEL_DDR is inactive. Voltage swing depends on VDD3.3_2.5 pow- er supply. Connect to 2.5V power supply when W256 is configured for DDR-ONLY mode. Connect to 3.3V power supply, when W256 is configured for stan- dard SDRAM mode. Ground 2 W256 ...

Page 3

... The Serial bits will be read by the clock driver in the following order: Byte 0 - Bits Byte 1 - Bits Byte N - Bits • Reserved and unused bits should be programmed to “0”. • SMBus Address for the W256 is ...

Page 4

... See Test Circuity (Refer to Figure 1) 4 Min. Typ. Max. 3.135 3.465 2.375 2.625 Min. Typ. Max. 0.8 2 -18 - 0.6 1.7 400 500 100 0.7 VDD +0.6 (VDD/2) VDD/2 (VDD/2) -0.1 +0 W256 Unit V V ° Unit ...

Page 5

... Measured between 20% to 80% of output (Refer to Figure 1) Measured between 20% to 80% of output (Refer to Figure 1) All outputs equally loaded [2] Input edge greater than 1 V/ns [2] Input edge greater than 1 V/ns [2] Input edge greater than 1 V/ns 3.3V 0. W256 Min. Typ. Max. Unit 66 133 MHz –5% +5% 1.0 2.50 V/ns 1 ...

Page 6

... Figure 1 shows the differential clock directly terminated by a 120 VCC VCC Device Out Under Test Out Figure 1. Differential Signal Using Direct Termination Resistor. Ordering Information Ordering Code W256 Document #: 38-01083-*A Preliminary Package Type 28-pin SSOP 6 W256 resistor VTR R =120 T Receiver VCP Operating Range Commercial ...

Page 7

... All bypass caps = 0.1 F ceramic Preliminary FB VDD 10 F 0.005 .005 µF V =VIA to respective supply plane layer 7 W256 ...

Page 8

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Preliminary W256 ...

Related keywords