CY29948 Cypress Semiconductor, CY29948 Datasheet

no-image

CY29948

Manufacturer Part Number
CY29948
Description
1:12 Clock Distribution Buffer
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY29948AC
Quantity:
2 500
Part Number:
CY29948AC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY29948AC
Quantity:
1 000
Part Number:
CY29948AI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29948AXC
Manufacturer:
Cypress
Quantity:
218
Part Number:
CY29948AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29948AXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY29948AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29948AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Part Number:
CY29948AXI
Manufacturer:
CY
Quantity:
195
Part Number:
CY29948AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
www.DataSheet4U.net
2.5 V or 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer
Features
Cypress Semiconductor Corporation
Document Number: 38-07288 Rev. *E
Block Diagram
Pin Configuration
2.5 V or 3.3 V operation
200-MHz clock support
LVPECL or LVCMOS/LVTTL clock input
LVCMOS-/LVTTL-compatible inputs
12 clock outputs: drive up to 24 clock lines
Synchronous Output Enable
Output three-state control
150 ps typical output-to-output skew
Pin compatible with MPC948, MPC948L, MPC9448
Available in Commercial and Industrial temp. range
32-pin TQFP package
PECL_CLK#
PECL_CLK
TCLK_SEL
SYNC_OE
PECL_CLK#
PECL_CLK
TCLK_SEL
TCLK
SYNC_OE
TS#
TCLK
VDD
VSS
TS#
198 Champion Court
0
1
1
2
3
4
5
6
7
8
CY29948
VDD
Description
The CY29948 is a low-voltage 200-MHz clock distribution buffer
with the capability to select either a differential LVPECL or a
LVCMOS/LVTTL compatible input clock. The two clock sources
can be used to provide for a test clock as well as the primary
system clock. All other control inputs are LVCMOS/LVTTL
compatible. The 12 outputs are LVCMOS or LVTTL compatible
and can drive 50  series or parallel terminated transmission
lines. For series terminated transmission lines, each output can
drive one or two traces giving the device an effective fanout of
1:24. The outputs can also be three-stated via the three-state
input TS#. Low output-to-output skews make the CY29948 an
ideal clock distribution buffer for nested clock trees in the most
demanding of synchronous systems.
The CY29948 also provides a synchronous output enable input
for enabling or disabling the output clocks. Since this input is
internally synchronized to the input clock, potential output
glitching or runt pulse generation is eliminated.
1:12 Clock Distribution Buffer
24
23
22
21
20
19
18
17
VDDC
VSS
Q4
VDDC
Q5
VSS
Q6
VDDC
Q7
San Jose
12
2.5 V or 3.3 V, 200-MHz,
Q0-Q11
,
CA 95134-1709
Revised May 2, 2011
CY29948
408-943-2600
[+] Feedback

Related parts for CY29948

CY29948 Summary of contents

Page 1

... Document Number: 38-07288 Rev. *E 1:12 Clock Distribution Buffer Description The CY29948 is a low-voltage 200-MHz clock distribution buffer with the capability to select either a differential LVPECL or a LVCMOS/LVTTL compatible input clock. The two clock sources can be used to provide for a test clock as well as the primary system clock ...

Page 2

... Output Enable/Disable The CY29948 features a control input to enable or disable the outputs. This data is latched on the falling edge of the input clock. When SYNC_OE is asserted LOW, the outputs are disabled in a LOW state. When SYNC_OE is set HIGH, the outputs are enabled as shown ...

Page 3

... V, Outputs @ 160 MHz 2.5 V, Outputs @ 100 MHz 2.5 V, Outputs @ 160 MHz 3 2 /2) transmission lines. DD CY29948 should be constrained to the range: out ) < Min Typ Max Unit 1.49 – 1.825 V 1.10 – 1.45 V – 0.8 SS 2.135 – ...

Page 4

... Hold Time Output Clocks Rise/Fall Time r f Figure 2. LVCMOS_CLK CY29948 Test Reference for V Pulse Generator ohm Notes 6. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs. 7. Outputs driving 50 transmission lines. 8. 50% input duty cycle. ...

Page 5

... Figure 3. PECL_CLK CY29948 Test Reference for V Differential Pulse Generator ohm Figure 4. Propagation Delay ( Figure 5. LVCMOS Propagation Delay (t Document Number: 38-07288 Rev 3.3 V and V CC CY29948 DUT ohm ohm ohm ...

Page 6

... TQFP CY29948ACT 32-pin TQFP - Tape and Reel Pb-free CY29948AXC 32-pin TQFP CY29948AXCT 32-pin TQFP - Tape and Reel CY29948AXI 32-pin TQFP CY29948AXIT 32-pin TQFP - Tape and Reel Ordering Code Definitions X CY 29948 Document Number: 38-07288 Rev. *E Figure 7. Output-to-Output Skew tsk(0) ...

Page 7

... Package Drawing and Dimensions Document Number: 38-07288 Rev. *E CY29948 51-85063 *C Page [+] Feedback ...

Page 8

... Document Number: 38-07288 Rev. *E Document Conventions Units of Measure Symbol Unit of Measure °C degree Celsius kV kilo Volts MHz Mega Hertz µA micro Amperes mA milli Amperes mm milli meter mV milli Volts ns nano seconds  ohms % percent pF pico Farad ps pico seconds V Volts CY29948 Page [+] Feedback ...

Page 9

... Document Revision History Document Title: CY29948, 2 3.3 V, 200-MHz, 1:12 Clock Distribution Buffer Document Number: 38-07288 Submission Rev. ECN No. Date ** 111099 02/13/02 *A 116782 08/14/02 *B 122880 12/22/02 *C 428221 See ECN *D 2904731 04/05/10 *E 3246222 05/02/2011 Document Number: 38-07288 Rev. *E Orig. of Description of Change Change BRK New datasheet HWT Added Commercial Temperature Range ...

Page 10

... Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 38-07288 Rev. *E All products and company names mentioned in this document may be the trademarks of their respective holders. cypress.com/go/plc Revised May 2, 2011 CY29948 PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 ...

Related keywords