DG-ACC-JBST Digi International, DG-ACC-JBST Datasheet - Page 64

• Manufacturer Part Number: DG-ACC-JBST
• Description: JTAG-BOOSTER FOR NETSILICON 3.3V
• Manufacturer: Digi International
• Series: Digi/FS Forthr
• Type: FLASHr

Specifications of DG-ACC-JBST

• Contents: Programmer and Associated Interface Software
• For Use With/related Products: NetSilicon NS9360, NS9750, NS9775
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: FS-9051; FS-9051

X S c a l e
XScale
Intel XScale is a 32-bit RISC microarchitecture based on architecture by Advanced
RISC Machines (ARM), now the most popular 32-bit embedded CPU family in the
world. ARM-based and Intel XScale technology are completely binary compatible, so
software and software-developed tools designed for older ARM processors also work
on newer Intel XScale core-based processors.
The Intel XScale RISC microarchitecture is noted for its efficiency. It obtains high
performance, minimal number of silicon transistors, which require less power to
operate the chip. It also means the chip processor itself will take up less silicon,
making it smaller and less expensive to manufacture in volume. This combination of
high performance, small size, low power, and modest cost gives the Intel PXA270
applications processor some compelling advantages over competing processors.
The Intel XScale core in the Intel PXA270 applications processor is a generational
improvement over the previous Intel® StrongARM* processors, the Intel® SA-1100 and
the Intel® SA-1110. Unlike the SA chips, the Intel PXA270 applications processor
includes the ARM® Thumb® code-compression technology. The Thumb technology
compresses software density by about 30 percent over normal RISC code. This
compression (and the corresponding real-time decompression) is handled
automatically by the Intel PXA270 applications processor; engineers and programmers
are generally unaware of its operation. They only notice the improved memory
utilization.
Another improvement in the Intel XScale core is the dual-multiply/accumulate (dual-
MAC) instruction. A MAC operation is a relatively new addition to most computers and
microprocessors, borrowed from the Digital Signal Processor (DSP) world. MAC
operations are so vital to many audio, video, and wireless applications, that one or
two MAC instructions can dramatically benefit a chip’s ability to run these multimedia
applications.
The improved processor technology additionally supports a new Turbo Mode clocking
technique. Turbo Mode allows the user to clock the processor core at a higher
frequency during peak processing requirements. It allows a synchronous switch in
frequencies without disrupting the Memory Controller, LCD Controller, or any
peripheral.
5 2
C o n n e c t C o r e X P 2 7 0 H a r d w a r e R e f e r e n c e , R e v . B
0 1 / 2 0 0 6