SI5318-EVB Silicon Laboratories Inc, SI5318-EVB Datasheet - Page 11

no-image

SI5318-EVB

Manufacturer Part Number
SI5318-EVB
Description
BOARD EVALUATION FOR SI5318
Manufacturer
Silicon Laboratories Inc
Type
Precision Clockr
Datasheets

Specifications of SI5318-EVB

Contents
Fully Assembled Evaluation Board
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
SI5318
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1179
Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)
(V
Initial Frequency Accuracy in Digital Hold
Mode (first 100 ms with supply voltage and
temperature held constant)
Clock Output Frequency Accuracy Over
Temperature in Digital Hold Mode
Clock Output Frequency Accuracy Over
Supply Voltage in Digital Hold Mode
Clock Output Phase Step
Clock Output Phase Step Slope
Figure 8)
BWSEL[1:0] = 11, DBLBW = 0
BWSEL[1:0] = 00, DBLBW = 0
BWSEL[1:0] = 01, DBLBW = 0
BWSEL[1:0] = 10, DBLBW = 0
Notes:
DD33
1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.
2. For reliable device operation, temperature gradients should be limited to 10 °C/min.
3. Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms
= 3.3 V ±5%, TA = –20 to 85 °C)
of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude
for the Si5318 (tPT_MTIE) never reaches one nanosecond.
Parameter
3
(See Figure 8)
3
(See
C
t
Symbol
C
PT_MTIE
C
DH_V33
DH_FA
m
DH_T
PT
Rev. 1.0
When hitlessly recovering
When hitlessly recovering
Constant Supply Voltage
from Digital Hold mode
from Digital Hold mode
Selected until entering
Constant Temperature
Stable Input Clock
Test Condition
Digital Hold
6400 Hz
3200 Hz
1600 Hz
800 Hz
–200
Min
16.7
Typ
0
Si5318
Max Unit
1.25
250 ppm
200
2.5
10
30
10
5
ppm
ppm
/ ° C
ps/
ps
µs
/V
11

Related parts for SI5318-EVB