HS7750KCI01H Renesas Electronics America, HS7750KCI01H Datasheet

no-image

HS7750KCI01H

Manufacturer Part Number
HS7750KCI01H
Description
ON CHIP DEBUG EMULATOR
Manufacturer
Renesas Electronics America
Datasheets

Specifications of HS7750KCI01H

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
To our customers,
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
On April 1
st
, 2010, NEC Electronics Corporation merged with Renesas Technology
Renesas Electronics website:
Old Company Name in Catalogs and Other Documents
http://www.renesas.com
April 1
Renesas Electronics Corporation
st
, 2010

Related parts for HS7750KCI01H

HS7750KCI01H Summary of contents

Page 1

To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...

Page 2

All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...

Page 3

SuperH™ Family E10A Emulator Additional Document for User’s Manual SH7750 E10A HS7750KCM02HE Renesas Microcomputer Development Environment System SuperH™ Family / SH7750 Series Specific Guide for the SH7750 E10A Emulator Rev.1.0 2004.02 ...

Page 4

...

Page 5

Cautions Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may ...

Page 6

...

Page 7

Section 1 Connecting the Emulator with the User System ............................... 1 1.1 Components of the Emulator ............................................................................................1 1.2 Connecting the E10A Emulator with the User System .....................................................2 1.3 Installing the H-UDI Port Connector on the User System ................................................2 1.4 Pin ...

Page 8

ii ...

Page 9

... Section 1 Connecting the Emulator with the User System 1.1 Components of the Emulator The SH7750 E10A emulator supports the SH7750 and SH7750S. Table 1.1 lists the components of the emulator. Table 1.1 Components of the Emulator (HS7750KCM01H or HS7750KCI01H) Classi- fication Component Hard- Card emulator ...

Page 10

Connecting the E10A Emulator with the User System To connect the E10A emulator (hereinafter referred to as the emulator), the H-UDI port connector must be installed on the user system to connect the user system interface cable. When designing ...

Page 11

Input/ Pin No. Signal Output* 1 TCK Input 2 2* /TRST Input 3 TDO Output 4* 2 /ASEBRK Input/ BRKACK Output 5 TMS Input 6 TDI Input 2 7* /RESET Output 11 Not connected GND and 12 ...

Page 12

Recommended Circuit between the H-UDI Port Connector and the MPU 1.5.1 Recommended Circuit Figure 1.2 shows a recommended circuit for connection between the H-UDI port connector and the MPU. Notes not connect anything to the N.C. pins ...

Page 13

Section 2 Specifications of the SH7750 E10A Emulator’s 2.1 Differences between the SH7750 and SH7750S and the Emulator 1. When the emulator system is initiated, it initializes the general registers and part of the control registers as shown in table ...

Page 14

Low-Power States (Sleep, Standby, and Module Standby) For low-power consumption, the SH7750 and SH7750S have sleep, standby, and module standby modes. The sleep and standby modes are switched using the SLEEP instruction. When the emulator is used, the sleep ...

Page 15

... Therefore, when memory read or write is performed during user program break, the cache state will be changed. 10. Loading Sessions Information in [JTAG clock] of the [Configuration] dialog box cannot be recovered by loading sessions. Thus the TCK value will be as follows: When HS7750KCI01H is used: TCK = 4.125 MHz When HS7750KCM01H is used: TCK = 3.75 MHz TM Family 7 ...

Page 16

Window Display and modification When [End] is set in the [UBC Mode] list box of the [Configuration] dialog box, do not change values of the User Break Controller because it is used by the emulator. For each watchdog ...

Page 17

... Specific Functions for the SH7750 E10A Emulator 2.2.1 Emulator Driver Selection Table 2.3 shows drivers which are selected in the [E10A Driver Details] dialog box. Table 2.3 Type Number and Driver Type Number HS7750KCM01H HS7750KCI01H Driver E10A PC Card Driver 3 E10A PCI Card Driver 3 9 ...

Page 18

Break Condition Functions In addition to BREAKPOINT functions, the emulator has Break Condition functions. Five types of conditions can be set under Break Condition Table 2.4 lists these conditions of Break Condition. Table 2.4 ...

Page 19

Table 2.5 lists the combinations of conditions that can be set under Break Condition Table 2.5 Dialog Boxes for Setting Break Conditions [Break Condition 1] Dialog Box Address bus condition (Address) Data ...

Page 20

The SH7750 E10A emulator has sequential break functions. Table 2.6 shows the sequential break conditions. Table 2.6 Sequential Break Conditions Break Condition Sequential break condition 2-1 Sequential break condition 3-2-1 Sequential break condition 4-3-2-1 Note: Sequential breaks can be specified ...

Page 21

Table 2.7 Internal Trace Functions Function Branch instruction trace Continous trace Internal I/O trace LDTLB instruction execution trace Description Traces and displays the branch instructions. The branch source address and branch destination address for the eight latest branch instructions are ...

Page 22

Notes: 1. For the SH7750 E10A emulator, trace acquisition of the eight latest branch instructions is enabled interrupt is generated at the program execution start or end, including a step operation, the emulator address may be acquired. ...

Page 23

Figure 2.2 Message Box for Clearing a TLB Error After a TLB error, trace acquisition cannot be performed. (3) When MMU settings are modified or when a user program is changed between GO command completion and trace display, the displayed ...

Page 24

Do not use the continuous trace for a program in which an SGR value is referred to with the interrupt handler. In the SH7750 E10A emulator, the contents of the SGR register are lost when the user program breaks. ...

Page 25

BREAKPOINT is set to a physical address into which address translation is made according to the VP_MAP table. However, for addresses out of the range of the VP_MAP table, the address to which a BREAKPOINT is set depends ...

Page 26

When a BREAKPOINT is set to the cacheable area, the cache block containing the BREAKPOINT address is filled immediately before and after user program execution. 13. While a BREAKPOINT is set, the contents of the instruction cache are disabled ...

Page 27

Figure 2.4 [CPU Performance] Dialog Box Note: For the command line syntax, refer to the online help. The emulator measures how many times the conditions of the user program specified with the performance analysis function are satisfied. For this function, ...

Page 28

When the first range is specified, the measurement result includes a several-cycle error for one user program execution. Therefore, do not specify this range when the step executed. In addition, the user program execution stops when continuous ...

Page 29

Measurement item Items are measured with [Channel the [CPU Performance] dialog box. Maximum two conditions can be specified at the same time. Table 2.8 shows the measurement items (Options in table 2.8 are parameters for ...

Page 30

Table 2.8 Measurement Items (cont) Event Keyword Description Two-instruction concurrent E2 execution count FPU instruction execution EFP count TRAPA instruction ETR execution count Interrupt count (normal) INT Interrupt count (NMI) NMI Instruction cache-fill cycle ECF Operand cache-fill cycle OCF Elapsed-time ...

Page 31

Table 2.9 Performance Count Conditions Event Count Condition All count conditions When the event to be counted up is canceled by an exception. Instruction cache miss count TLB miss count When the TLB miss is canceled by an exception having ...

Page 32

(T: Execution time; B: Time of one bus clock cycle; C: Count) When the ratio of the CPU clock to the bus clock is changed in the user program recommended to ...

Page 33

Initializing the measured result To initialize the measured result, select [Initialize] from the popup menu in the [Performance Analysis] window or specify INIT with the PERFORMANCE_ANALYSIS command. 2.2.9 Note on Using the Profile Function While the profile function is ...

Page 34

To process NMIs and peripheral module interrupts Specify "all" in the <interrupt_enable> option of the INTERRUPT command. To switch to the mode in which no interrupt is processed: Specify "disable" in the <interrupt_enable> option of the INTERRUPT command. Notes: 1. ...

Page 35

SuperH Family E10A Emulator Additional Document for User's Manual Specific Guide for the SH7750 E10A Emulator Publication Date: Rev.1.00, February 17, 2004 Published by: Sales Strategic Planning Div. Renesas Technology Corp. Edited by: Technical Documentation & Information Department Renesas Kodaira ...

Page 36

SuperH™ Family E10A Emulator Additional Document for User’s Manual 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan REJ10B0110-0100H ...

Related keywords