EVAL-AD1895EB Analog Devices Inc, EVAL-AD1895EB Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD1895EB
Manufacturer Part Number
EVAL-AD1895EB
Description
BOARD EVAL FOR AD1895
Manufacturer
Analog Devices Inc
Type
Sample Rate Converterr
Datasheet
1.EVAL-AD1895EB.pdf
(28 pages)
Specifications of EVAL-AD1895EB
Rohs Status
RoHS non-compliant
Contents
Evaluation Board
For Use With/related Products
AD1895
and RJ16 mode.
// AD1896, DIR, DIT, AD1852 MCLK control logic. Based on the Master/Slave operation of the
AD1896 in/out ports,
// 33.8688MHz crystal frequency will be divided by either 1, 2 or 3 and the ouput of the di-
vider is feed into the DAC and DIT.
// On-board 12.288MHz clock oscillator is enabled only when input and ouput serial ports are
configured in SLAVE mode.
// IO control logic for bi-directional signals
// AD1896 ASRC Output Serial port signals
// DAC AND DIT SIGNALS
// Internal node signals
# RJ24 # RJ20 # RJ18 # RJ16))
"====================================================================================
END IF_Logic
ISCLK
IDPM1 = LJ;
IDPM0 = I2S;
OSC_EN = (BOTH_SLAVE);
SLVCLK1 = (O_MAS_768) # (BOTH_SLAVE);
SLVCLK0 = (O_MAS_512) # (BOTH_SLAVE);
DIV2_3 = (!O_MAS_512) & (O_MAS_768);
DDO_SCLK.OE = (O_MAS_768 # O_MAS_512 # O_MAS_256);
DDO_LRCLK.OE = (O_MAS_768 # O_MAS_512 # O_MAS_256);
SCLK_O.OE
LRCLK_O.OE
DDO_SDATA = SDATA_O;
DDO_SCLK = ISCLK;
DDO_LRCLK = ILRCLK;
SCLK_O
LRCLK_O
SDATA_DAC_DIT = SDATA_O;
LRCLK_DAC
SCLK_DAC
FSYNC_DIT
SCLK_DIT
ILRCLK = ((LRCLK_O) & (O_MAS_768 # O_MAS_512 # O_MAS_256))
# ((DDO_SCLK) & (BOTH_SLAVE # MATCH_PHASE # IN_MAS_768 # IN_MAS_512 # IN_MAS_256));
# ((DDO_LRCLK) & (BOTH_SLAVE#MATCH_PHASE#IN_MAS_768#IN_MAS_512#IN_MAS_256) & (LJ # TDM
# ((!DDO_LRCLK) & (BOTH_SLAVE#MATCH_PHASE#IN_MAS_768#IN_MAS_512#IN_MAS_256) & (I2S));
= ((SCLK_O) & (O_MAS_768 # O_MAS_512 # O_MAS_256))
= ISCLK;
= ILRCLK;
= (BOTH_SLAVE # MATCH_PHASE # IN_MAS_768 # IN_MAS_512 # IN_MAS_256);
= ISCLK;
= ((!ISCLK) & (LJ # RJ24 # RJ20 # RJ18 # RJ16)) # (ISCLK & I2S);
= (BOTH_SLAVE # MATCH_PHASE # IN_MAS_768 # IN_MAS_512 # IN_MAS_256);
= ILRCLK;
= ILRCLK;
out_pld.abl
EVAL-AD1895EB