MPC8377E-RDBA Freescale Semiconductor, MPC8377E-RDBA Datasheet - Page 124

• Manufacturer Part Number: MPC8377E-RDBA
• Description: BOARD REF DES MPC8377 REV 2.1
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC II™ PROr
• Type: MPUr

Specifications of MPC8377E-RDBA

• Design Resources: MPC8379E-RDB Ref Design Guide
• Contents: Board, CD
• Frequency: 667 MHz
• For Use With/related Products: MPC8377E
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Document Revision History
27 Document Revision History
Table 87
124
Revision
3
2
4
provides a revision history for this hardware specification.
11/2010 • In
03/2010 • Added
10/2009 • In
Date
• In
• In
• In
• In
• In
• In
• In
• In
• In
• in
• In
• In
• In
• In
• In
• In
• In
• In
• In
• In
• In
• In
• In
• In
• In
• In
MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
to LCRR.
TEST_SEL1 pins—no change in functionality.
Mode Only),” added table footnotes .
General Timing Parameters—PLL Bypass Mode,” corrected footnotes for t
Figure
“Input Signals: LAD[0:31]/LDP[0:3]” from the falling edge to the rising edge of LSYNC_IN.
heat spreader.
of open drain type pins.
AVDD_P pins.
Mode,” updated csb_clk frequencies available.
and DDR2 to 600 and 400 μA, respectively. Also, updated Note 1 and added Note 2.
“Min” and “Max”. Footnote 2 updated to state “T is the MCK clock period”.
DDR2 SDRAM Output AC Timing Specifications,” clarified that the frequency parameters are data rates.
Specifications,” corrected titles from “Transmitter” to “Receiver”.
to VDD pin.
range to 125–200.
respectively.
Table
Figure
Section 25.6, “Pull-Up Resistor Requirements,”
Table
Table
Table
Section 20.2, “SPI AC Timing Specifications,”
Table
Table
Section 10.2, “Local Bus AC Electrical Specifications,”
Table
Table
Figure
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
Table
24, “Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4 (PLL Enable Mode),” shifted
Section 4.3, “eTSEC Gigabit Reference Clock Timing.”
34, “USB DC Electrical
72, “TePBGA II Pinout Listing,” added Note 16 to eTSEC pins.
77, “CSB Frequency Options for Host Mode,” and
25, “RGMII and RTBI DC Electrical Characteristics,” updated V
40, “Local Bus General Timing Parameters—PLL Bypass Mode,” added row for t
72, “TePBGA II Pinout Listing,” added SD_WP to pin C9. Also clarified TEST_SEL0 and
39, “Local Bus General Timing Parameters—PLL Enable Mode,” and
72, “TePBGA II Pinout Listing,” updated the Pin Type column for AVDD_C, AVDD_L, and
84, “Part Numbering Nomenclature,” removed footnote to “e300 core Frequency.”
3, “Recommended Operating Conditions,” added “Operating temperature range” values.
5, “MPC8378E Power Dissipation
5, “MPC8378E Power Dissipation
5, “MPC8378E Power Dissipation
11, removed overbar from CFG_CLKIN_DIV.
17, “Current Draw Characteristics for MV
20, “DDR1 and DDR2 SDRAM Input AC Timing Specifications,” column headings renamed to
20, “DDR1 and DDR2 SDRAM Input AC Timing Specifications,” and
29, “RMII Transmit AC Timing Specifications,” updated t
60, Gen 1i/1.5G Transmitter AC Specifications,” and
72, “TePBGA II Pinout
74, “Operating Frequencies for TePBGA
79, “e300 Core PLL Configuration,” added 3.5:1 and 4:1 core_clk: csb_clk ratio options.
80, “Example Clock Frequency Combinations,” updated column heading to “DDR data rate” .
22, “Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 2 (PLL Enable Mode),” and
63, “Mechanical Dimensions and Bottom Surface Nomenclature of the TEPBGA II,” added
Table 87. Document Revision History
Listing,”
Characteristics,”
Substantive Change(s)
removed pin THERM0; it is now Reserved. Also added 1.05 V
1
1
1
,” added a column for “Typical Application at T
,” corrected maximal application for 800/400 MHz to 4.3 W.
,” added a column for “Sleep Power at T
corrected t
and
II,”
REF
removed “Ethernet Management MDIO pin” from list
corrected “DDR2 memory bus frequency (MCK)”
Table
,” updated I
and in
Table
NIKHOX
35, “USB General Timing Parameters (ULPI
Table
Section 23, “Clocking,”
78, “CSB Frequency Options for Agent
MVREF
RMTDX
and t
62, Gen 2i/3G Transmitter AC
I to 2.0 ns.
NEKHOX
maximum value for both DDR1
IH
min value to 1.7.
LBOTOT1
Table
Freescale Semiconductor
Table
to t
NIKHOV
, t
21, “DDR1 and
j
40, “Local Bus
LBOTOT2
= 65°C (W)”.
updated LCCR
j
LBKHLR
and t
= 65°C (W)”.
, t
LBOTOT3
NEKHOV
.
,
.