ISL8502EVAL1Z Intersil, ISL8502EVAL1Z Datasheet - Page 15

• Manufacturer Part Number: ISL8502EVAL1Z
• Description: EVALUATION BOARD FOR ISL8502
• Manufacturer: Intersil

Specifications of ISL8502EVAL1Z

• Main Purpose: DC/DC, Step Down
• Outputs And Type: 2, Non-Isolated
• Voltage - Output: 2.5V, 2.5V
• Current - Output: 2.5A. 2.5A
• Voltage - Input: 4.5 ~ 14V
• Regulator Topology: Buck
• Frequency - Switching: 500kHz
• Board Type: Fully Populated
• Utilized Ic / Part: ISL8502
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Power - Output: -

After the initial spike, attributable to the ESR and ESL of the
capacitors, the output voltage experiences sag. This sag is a
direct consequence of the amount of capacitance on the output.
During the removal of the same output load, the energy stored
in the inductor is dumped into the output capacitors. This
energy dumping creates a temporary hump in the output
voltage. This hump, as with the sag, can be attributed to the
total amount of capacitance on the output. Figure 33 shows a
typical response to a load transient.
The amplitudes of the different types of voltage excursions
can be approximated using Equation 5.
ΔV
ΔV
ΔV
where: I
Output Capacitance
In a typical converter design, the ESR of the output capacitor
bank dominates the transient response. The ESR and the
ESL are typically the major contributing factors in
determining the output capacitance. The number of output
capacitors can be determined by using Equation 6, which
relates the ESR and ESL of the capacitors to the transient
load step and the voltage limit (DVo):
Number of Capacitors
If DV
output voltage limits, then the amount of capacitance may
need to be increased. In this situation, a trade-off between
output inductance and output capacitance may be
necessary.
The ESL of the capacitors, which is an important parameter
in the previous equations, is not usually listed in databooks.
Practically, it can be approximated using Equation 7 if an
Impedance vs Frequency curve is given for a specific
capacitor:
ESL
where: f
achieved (resonant frequency).
The ESL of the capacitors becomes a concern when
designing circuits that supply power to loads with high rates
of change in the current.
ESR
SAG
HUMP
SAG
=
----------------------------------------
C 2 π
=
=
tran
res
(
=
ESR I
------------------------------------------------- -
C
and/or DV
•
out
L
------------------------------- -
is the frequency where the lowest impedance is
C
= Output Load Current Transient and C
out
L
out
1
out
•
•
•
f
•
(
res
•
tran
V
•
I
tran
V
in
I
)
tran
out
2
HUMP
–
=
2
V
ESL dI
---------------------------------
-----------------------------------------------------------------------
2
out
)
ΔV
are found to be too large for the
•
dt
15
ESL
tran
ΔV
=
+
o
ESL
ESR I
•
•
dI
---------------
tran
dt
tran
out
= Total
(EQ. 5)
(EQ. 6)
(EQ. 7)
ISL8502
Output Inductor Selection
The output inductor is selected to meet the output voltage
ripple requirements and minimize the converter’s response
time to the load transient. The inductor value determines the
converter’s ripple current and the ripple voltage is a function
of the ripple current. The ripple voltage and current are
approximated by using Equation 8:
ΔI =
Increasing the value of inductance reduces the ripple current
and voltage. However, the large inductance values reduce
the converter’s response time to a load transient.
One of the parameters limiting the converter’s response to
a load transient is the time required to change the inductor
current. Given a sufficiently fast control loop design, the
ISL8502 will provide either 0% or 100% duty cycle in
response to a load transient. The response time is the time
required to slew the inductor current from an initial current
value to the transient current level. During this interval the
difference between the inductor current and the transient
current level must be supplied by the output capacitor.
Minimizing the response time can minimize the output
capacitance required.
The response time to a transient is different for the
application of load and the removal of load. Equation 9 gives
the approximate response time interval for application and
removal of a transient load:
t
where: I
response time to the application of load, and t
response time to the removal of load. The worst case
response time can be either at the application or removal of
load. Be sure to check both of these equations at the
minimum and maximum output levels for the worst case
response time.
Input Capacitor Selection
Use a mix of input bypass capacitors to control the voltage
overshoot across the MOSFETs. Use small ceramic
capacitors for high frequency decoupling and bulk capacitors
to supply the current needed each time the upper MOSFET
turns on. Place the small ceramic capacitors physically close
to the MOSFETs and between the drain of the upper
MOSFET and the source of the lower MOSFET.
The important parameters for the bulk input capacitance are
the voltage rating and the RMS current rating. For reliable
operation, select bulk capacitors with voltage and current
ratings above the maximum input voltage and largest RMS
current required by the circuit. Their voltage rating should be
at least 1.25x greater than the maximum input voltage, while
RISE
=
V
IN
TRAN
Fs x L
V
- V
L x I
IN
OUT
- V
TRAN
is the transient load current step, t
OUT
x
V
V
OUT
IN
t
FALL
ΔV
OUT
=
L x I
= ΔI x ESR
V
OUT
TRAN
FALL
RISE
June 29, 2010
is the
FN6389.2
is the
(EQ. 8)
(EQ. 9)