ISL8502EVAL1Z Intersil, ISL8502EVAL1Z Datasheet
ISL8502EVAL1Z
Specifications of ISL8502EVAL1Z
Related parts for ISL8502EVAL1Z
ISL8502EVAL1Z Summary of contents
Page 1
... High Side and Low Side Overcurrent DS(ON) TEMP. PART RANGE PACKAGE MARKING (°C) (Pb-free) 85 02IRZ - 4x4 QFN L24.4x4D | Intersil (and design registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2007, 2008, 2010. All Rights Reserved PKG. DWG. # ...
Page 2
Block Diagram PVCC VIN SERIES REGULATOR SGND EN SYNCH CLOCK AND M/S OSCILLATOR GENERATOR FS VCC SS PVCC POR 30μA MONITOR BIAS FAULT MONITORING VOLTAGE MONITOR 0.6V REFERENCE FB COMP PGOOD VIN (x4) OC MONITOR PVCC GATE DRIVE AND ADAPTIVE ...
Page 3
Typical Application Schematics POWER GOOD ENABLE POWER GOOD ENABLE 3 ISL8502 PGOOD EN SYNCH M/S VCC ISL8502 PVCC SS FS COMP SGND FIGURE 1. STAND ALONE REGULATOR: V PGOOD EN PVCC VCC SS ISL8502 PHASE SYNCH M/S FS COMP SGND ...
Page 4
ISL8502 With Multiple Slaved Channels MASTER PVCC M/S VIN SS FS PHASE SYNCH GND ISL8502 ENABLE ISL8502 OUT1 + M/S VIN FS V OUT2 PHASE SYNCH + EN GND ISL8502 ...
Page 5
... Enable Sinking Current OSCILLATOR 5 ISL8502 Thermal Information Thermal Resistance QFN Package (Notes Maximum Junction Temperature (Plastic Package +150° +6.0V Maximum Storage Temperature Range . . . . . . . . . -65°C to +150°C Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp = 12V SYMBOL TEST CONDITIONS tied to VCC IN ...
Page 6
Electrical Specifications Refer to Block and Simplified Power System Diagrams and Typical Application Schematics. Operating Conditions Unless Otherwise Noted +25°C. (Continued) A PARAMETER PWM Frequency Ramp Amplitude Ramp Amplitude Modulator Gain Maximum Duty Cycle Maximum Duty Cycle ...
Page 7
Electrical Specifications Refer to Block and Simplified Power System Diagrams and Typical Application Schematics. Operating Conditions Unless Otherwise Noted +25°C. (Continued) A PARAMETER Negative Current Limit Undervoltage Level Thermal Shutdown Setpoint Thermal Recovery Setpoint Typical Performance Curves ...
Page 8
Typical Performance Curves 1.520 1.518 1.516 1.514 1.512 1.510 0 1 OUTPUT LOAD (A) FIGURE 7. V REGULATION vs LOAD (V OUT 2.515 2.513 14V IN 2.511 2.509 5V IN 2.507 2.505 0 1 OUTPUT LOAD (A) FIGURE 9. V ...
Page 9
Typical Performance Curves 2.0 1.8 1.6 1.4 1.2 1.0 14V IN 0.8 0.6 0.4 0.2 0 OUTPUT LOAD (A) FIGURE 13. POWER DISSIPATION vs LOAD (V 500kHz) 2.5 2.0 1.5 14V IN 1.0 0.5 0 OUTPUT ...
Page 10
Typical Performance Curves 5.2 5.1 5.0 4.9 4.8 4.7 4.6 4 100 150 I V (mA) CC FIGURE 19. V LOAD REGULATION CC 0.5µs PHASE1 5V/DIV 5V V RIPPLE OUT1 20mV/DIV FIGURE 21. MASTER TO SLAVE OPERATION PHASE1 ...
Page 11
Typical Performance Curves EN1 5V/DIV FIGURE 25. SOFT-START AT NO LOAD EN1 5V/DIV VOUT1 1V/DIV IL1 1A/DIV SS1 2V/DIV FIGURE 27. SOFT-START AT FULL LOAD PHASE1 10V/DIV V OUT1 2V/DIV SS1 2V/DIV FIGURE 29. POSITIVE OUTPUT SHORT CIRCUIT (HICCUP MODE) ...
Page 12
Typical Performance Curves PHASE1 10V/DIV IL1 1A/DIV PGOOD1 5V/DIV FIGURE 31. RECOVER FROM POSITIVE SHORT CIRCUIT Functional Pin Descriptions PGOOD (Pin 1) PGOOD is an open drain output that will pull to low if the output goes out of regulation ...
Page 13
PGND (Pins 10-13) These pins are used as the ground connection of the power train. PHASE (Pins 14-17) These pins are the PHASE node connections to the inductor. These pins are connected to the source of the control MOSFET and ...
Page 14
Overcurrent Fault Condition and the EN pin will be pulled LOW. An Overcurrent Fault Condition will result with the regulator attempting to restart in a hiccup mode with the delay between restarts being 4 soft-start periods. At the end of ...
Page 15
After the initial spike, attributable to the ESR and ESL of the capacitors, the output voltage experiences sag. This sag is a direct consequence of the amount of capacitance on the output. During the removal of the same output load, ...
Page 16
For most cases, the RMS current rating requirement for the input capacitor of a buck regulator is approximately 1/2 the DC load current. The maximum RMS current through the input capacitors ...
Page 17
20LOG ( 20LOG (V /Δ MODULATOR -20 GAIN - ESR -60 10 100 1k 10k 100k FREQUENCY (Hz) ...
Page 18
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 19
Package Outline Drawing L24.4x4D 24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/06 4.00 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 19 ISL8502 ...