CDB44800 Cirrus Logic Inc, CDB44800 Datasheet - Page 5

• Manufacturer Part Number: CDB44800
• Description: BOARD EVAL FOR CS44800 PWM CTRL
• Manufacturer: Cirrus Logic Inc
• Series: Popguard®r

Specifications of CDB44800

• Amplifier Type: Class D
• Output Type: 8-Channel
• Voltage - Supply: 20 V ~ 50 V
• Operating Temperature: -10°C ~ 70°C
• Board Type: Fully Populated
• Utilized Ic / Part: CS44800
• Description/function: Audio DSPs
• Operating Supply Voltage: 5 V
• Product: Audio Modules
• For Use With/related Products: CS44800
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Max Output Power X Channels @ Load: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1532; CDB-44800

DS632F1
8. PARAMETER DEFINITIONS ................................................................................................................ 76
9. REFERENCES ...................................................................................................................................... 77
10. PACKAGE DIMENSIONS
11. THERMAL CHARACTERISTICS ....................................................................................................... 79
12. ORDERING INFORMATION .............................................................................................................. 79
13. REVISION HISTORY .......................................................................................................................... 79
7.20 Interrupt Mode Control (address 28h) ......................................................................................... 63
7.21 Interrupt Mask (address 29h) ...................................................................................................... 64
7.22 Interrupt Status (address 2Ah) (Read Only) ............................................................................... 64
7.23 Channel Over Flow Status (address 2Bh) (Read Only) .............................................................. 66
7.24 GPIO Pin In/Out (address 2Ch) ................................................................................................... 66
7.25 GPIO Pin Polarity/Type (address 2Dh) ....................................................................................... 66
7.26 GPIO Pin Level/Edge Trigger (address 2Eh) .............................................................................. 67
7.27 GPIO Status Register (address 2Fh) .......................................................................................... 67
7.28 GPIO Interrupt Mask Register (address 30h) .............................................................................. 68
7.29 PWM Configuration Register (address 31h) ............................................................................... 68
7.30 PWM Minimum Pulse Width Register (address 32h) ................................................................. 69
7.31 PWMOUT Delay Register (address 33h) ................................................................................... 70
7.32 PSR and Power Supply Configuration (address 34h) ................................................................. 73
7.33 Decimator Shift/Scale (addresses 35h, 36h, 37h) ....................................................................... 74
7.34 Decimator Outd (addresses 3Bh, 3Ch, 3Dh) ............................................................................... 75
7.19.1 Channel Compensation Filter - Fine Adjust (CHXX_FINE[5:0]) ......................................... 63
7.20.1 Interrupt Pin Control (INT1/INT0) ....................................................................................... 63
7.20.2 Overflow Level/Edge Select (OVFL_L/E) ........................................................................... 64
7.22.1 SRC Unlock Interrupt (SRC_UNLOCK) .............................................................................. 64
7.22.2 SRC Lock Interrupt (SRC_LOCK) ...................................................................................... 65
7.22.3 Ramp-Up Complete Interrupt (RMPUP_DONE) ................................................................. 65
7.22.4 Ramp-Down Complete Interrupt (RMPDN_DONE) ............................................................ 65
7.22.5 Mute Complete Interrupt (Mute_DONE) ............................................................................. 65
7.22.6 Channel Over Flow Interrupt (OVFL_INT) .......................................................................... 65
7.22.7 GPIO Interrupt Condition (GPIO_INT) ................................................................................ 65
7.23.1 ChXX_OVFL ....................................................................................................................... 66
7.24.1 GPIO In/Out Selection (GPIOX_I/O) .................................................................................. 66
7.25.1 GPIO Polarity/Type Selection (GPIOX_P/T) ...................................................................... 66
7.26.1 GPIO Level/Edge Input Sensitive (GPIOX_L/E) ................................................................. 67
7.27.1 GPIO Pin Status (GPIOX_STATUS) .................................................................................. 67
7.28.1 GPIO Pin Interrupt Mask (M_GPIOX) ................................................................................. 68
7.29.1 Over Sample Rate Selection (OSRATE) ............................................................................ 68
7.29.2 Channels A1 and B1 Output Configuration (A1/B1_OUT_CNFG) ..................................... 68
7.29.3 Channels A2 and B2 Output Configuration (A2/B2_OUT_CNFG) ..................................... 68
7.29.4 Channel A3 Output Configuration (A3_OUT_CNFG) ......................................................... 69
7.29.5 Channel B3 Output Configuration (B3_OUT_CNFG) ......................................................... 69
7.29.6 Channels A4 and B4 Output Configuration (A4/B4_OUT_CNFG) ..................................... 69
7.30.1 Disable PWMOUTXX - Signal (DISABLE_PWMOUTXX-) ................................................. 69
7.30.2 Minimum PWM Output Pulse Settings (MIN_PULSE[4:0]) ................................................. 70
7.31.1 Differential Signal Delay (DIFF_DLY[2:0]) .......................................................................... 70
7.31.2 Channel Delay Settings (CHNL_DLY[4:0]) ........................................................................ 70
7.32.1 Power Supply Rejection Enable (PSR_EN) ....................................................................... 73
7.32.2 Power Supply Rejection Reset (PSR_RESET) .................................................................. 74
7.32.3 Power Supply Rejection Feedback Enable (FEEDBACK_EN) ........................................... 74
7.32.4 Power Supply Sync Clock Divider Settings (PS_SYNC_DIV[2:0]) ..................................... 74
7.33.1 Decimator Shift (DEC_SHIFT[2:0]) ..................................................................................... 74
7.33.2 Decimator Scale (DEC_SCALE[18:0]) ............................................................................... 75
7.34.1 Decimator Outd (DEC_OUTD[23:0]) .................................................................................. 75
......................................................................................................... 78
CS44800
5