CDB53L21 Cirrus Logic Inc, CDB53L21 Datasheet - Page 20

no-image

CDB53L21

Manufacturer Part Number
CDB53L21
Description
BOARD EVAL FOR CS53L21 ADC
Manufacturer
Cirrus Logic Inc
Datasheets

Specifications of CDB53L21

Number Of Adc's
2
Number Of Bits
24
Sampling Rate (per Second)
96k
Data Interface
Serial
Inputs Per Adc
3 Single Ended
Input Range
±2.5 V
Power (typ) @ Conditions
22.45mW @ 48kSPS, 2.5 V
Voltage Supply Source
Analog and Digital
Operating Temperature
-10°C ~ 70°C
Utilized Ic / Part
CS53L21
Product
Audio Modules
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
Other names
598-1550
20
4. APPLICATIONS
4.1
4.1.1
4.1.2
4.1.3
4.1.4
4.1.5
Overview
Architecture
The CS53L21 is a highly integrated, low power, 24-bit audio A/D. The ADC operates at 64Fs, where Fs
is equal to the system sample rate. The different clock rates maximize power savings while maintaining
high performance. The A/D operates in one of four sample rate speed modes: Quarter, Half, Single and
Double. It accepts and is capable of generating serial port clocks (SCLK, LRCK) derived from an input
Master Clock (MCLK).
Line & MIC Inputs
The analog input portion of the A/D allows selection from and configuration of multiple combinations of
stereo and microphone (MIC) sources. Six line inputs with configuration for two MIC inputs (or one MIC
input with common mode rejection), two MIC bias outputs and independent channel control (including a
high-pass filter disable function) are available. A Programmable Gain Amplifier (PGA), MIC boost, and Au-
tomatic Level Control (ALC), with noise gate settings, provide analog gain and adjustment. Digital volume
controls, including gain, boost, attenuation and inversion are also available.
Signal Processing Engine
The ADC data has independent volume controls and mixing functions such as mono mixes and left/right
channel swaps.
Device Control (Hardware or Software Mode)
In Software Mode, all functions and features may be controlled via a two-wire I²C or three-wire SPI control
port interface. In Hardware Mode, a limited feature set may be controlled via stand-alone control pins.
Power Management
Two Software Mode control registers provide independent power-down control of the ADC, PGA, MIC pre-
amp and MIC bias, allowing operation in select applications with minimal power consumption.
CS53L21
DS700PP1

Related parts for CDB53L21