SI5023-EVB Silicon Laboratories Inc, SI5023-EVB Datasheet - Page 12

• Manufacturer Part Number: SI5023-EVB
• Description: BOARD EVALUATION FOR SI5023
• Manufacturer: Silicon Laboratories Inc

Specifications of SI5023-EVB

• Main Purpose: Timing, Clock and Data Recovery (CDR)
• Utilized Ic / Part: SI5023
• Processor To Be Evaluated: Si5023
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1134

Si5023
4. Functional Description
The Si5023 integrates a high-speed limiting amplifier
(LA) with a multi-rate clock and data recovery unit
(CDR) that operates up to 2.7 Gbps. No external
reference clock is required for clock and data recovery.
The limiting amplifier magnifies low-level input data
signals from a TIA so that accurate clock and data
recovery can be performed. The CDR uses Silicon
Laboratories DSPLL® technology to recover a clock
synchronous to the input data stream. The recovered
clock is used to retime the incoming data, and both are
output synchronously via current-mode logic (CML)
drivers.
ensures superior jitter performance while eliminating the
need for external loop filter components found in
traditional phase-locked loop (PLL) implementations.
The limiting amplifier includes a control input for
adjusting the data slicing level and provides a loss-of-
signal level alarm output. The CDR includes a bit error
rate performance monitor which signals a high bit error
rate condition (associated with excessive incoming
jitter) relative to an externally adjustable bit error rate
threshold.
The option of a reference clock minimizes the CDR
acquisition time and provides a stable reference for
maintaining the output clock when locking to reference
is desired.
4.1. Limiting Amplifier
The limiting amplifier accepts the low-level signal output
from a transimpedance amplifier (TIA). The low-level
signal is amplified to a usable level for the clock and
data
requirement is specified in Table 2. Larger input
amplitudes (up to the maximum input swing specified in
Table 2) are accommodated without degradation of
performance. The limiting amplifier ensures optimal
data slicing by using a digital dc offset cancellation
technique to remove any dc bias introduced by the
internal amplification stage.
4.2. DSPLL
The Si5023 PLL structure (shown in Figure 1 on page 5)
utilizes Silicon Laboratories' DSPLL technology to
maintain superior jitter performance while eliminating
the need for external loop filter components found in
traditional PLL implementations. This is achieved by
using a digital signal processing (DSP) algorithm to
replace the loop filter commonly found in analog PLL
designs. This algorithm processes the phase detector
error term and generates a digital control value to adjust
the frequency of the voltage-controlled oscillator (VCO).
12
recovery
Silicon
®
unit.
Laboratories’
The
minimum
DSPLL
input
technology
swing
Rev. 1.3
DSPLL enables clock and data recovery with far less
jitter than is generated using traditional methods and it
eliminates performance degradation caused by external
component aging. In addition, because external loop
filter components are not required, sensitive noise entry
points are eliminated, thus making the DSPLL less
susceptible to board-level noise sources and making
SONET/SDH jitter compliance easier to attain in the
application.
4.3. Multi-Rate Operation
The Si5023 supports clock and data recovery for OC-48
and STM-16 data streams. In addition, the PLL was
designed to operate at data rates up to 2.7 Gbps to
support OC-48/STM-16 applications that employ FEC.
Multi-rate operation is achieved by configuring the
device to divide down the output of the VCO to the
desired data rate. The divide factor is configured by the
RATESEL[0:1] pins. The RATESEL[0:1] configuration
and associated data rates are given in Table 7.
4.4. Operation Without an External
The Si5023 can perform clock and data recovery
without
REFCLK+ input to V
configures the device to operate without an external
reference clock. Clock recovery is achieved by
monitoring the timing quality of the incoming data
relative to the VCO frequency. Lock is maintained by
continuously monitoring the incoming data timing quality
and adjusting the VCO accordingly. Details of the lock
detection and the lock-to-reference functions while in
this mode are described in their respective sections
below.
Note: Without an external reference, the acquisition of data is
RATESEL
[0:1]
11
01
10
00
Reference
dependent solely on the data itself and typically
requires more time to acquire lock than when a refer-
ence is applied.
Table 7. Multi-Rate Configuration
an external
622.08 Mbps
155.52 Mbps
2.488 Gbps
1.244 Gbps
SONET/
SDH
DD
reference
1.25 Gbps
Ethernet
Gigabit
—
—
—
and REFCLK– to GND
2.67 Gbps
clock.
OC-48
15/14
with
FEC
—
—
—
Tying
Divider
CLK
16
1
2
4
the