DS1993L-F5+ Maxim Integrated Products, DS1993L-F5+ Datasheet - Page 10

• Manufacturer Part Number: DS1993L-F5+
• Description: IBUTTON MEMORY 4KBit F5
• Manufacturer: Maxim Integrated Products
• Series: iButton®r
• Type: Memory iButtonr

Specifications of DS1993L-F5+

• Rohs Information: IButton RoHS Compliance Plan
• Memory Size: 512B
• Memory Type: NVRAM
• Maximum Operating Temperature: + 70 C
• Package / Case: F5 MicroCan
• Minimum Operating Temperature: - 40 C
• Memory Configuration: 128K X 8
• Supply Voltage Range: 2.8V To 6V
• Memory Case Style: Micro Can
• Operating Temperature Range: -40°C To +70°C
• Filter Terminals: SMD
• Memory Voltage, Vcc: 2.8V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

1-Wire BUS SYSTEM
The 1-Wire bus is a system that has a single bus master and one or more slaves. In all instances the
DS199_ is a slave device. The bus master is typically a microcontroller or PC. For small configurations
the 1-Wire communication signals can be generated under software control using a single port pin. For
multisensor networks, the DS2480B 1-Wire line driver chip or serial port adapters based on this chip
(DS9097U series) are recommended. This simplifies the hardware design and frees the microprocessor
from responding in real-time.
The discussion of this bus system is broken down into three topics: hardware configuration, transaction
sequence, and 1-Wire signaling (signal types and timing). The 1-Wire protocol defines bus transactions in
terms of the bus state during specific time slots that are initiated on the falling edge of sync pulses from
the bus master. For a more detailed protocol description, refer to Chapter 4 of the Book of DS19xx iButton
Standards.
HARDWARE CONFIGURATION
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to
drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open-
drain or three-state outputs. The 1-Wire port of the DS199_ is open drain with an internal circuit
equivalent to that shown in Figure 8. A multidrop bus consists of a 1-Wire bus with multiple slaves
attached. The 1-Wire bus has a maximum data rate of 16.3kbps and requires a pullup resistor of
approximately 5k. The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be
suspended, the bus must be left in the idle state if the transaction is to resume. If this does not occur and
the bus is left low for more than 120s, one or more of the devices on the bus may be reset.
Figure 8. HARDWARE CONFIGURATION
TRANSACTION SEQUENCE
The protocol for accessing the DS199_ through the 1-Wire port is as follows:
 Initialization
 ROM Function Command
 Memory Function Command
 Transaction/Data
INITIALIZATION
All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence
consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the
RX
TX
BUS MASTER
Open Drain
Port Pin
V
R
PUP
RX = RECEIVE
TX = TRANSMIT
PU
10 of 17
5 µA
Typ.
DATA
DS199X 1-Wire PORT
100 
MOSFET
RX
TX