KS8842-16MQL Micrel Inc, KS8842-16MQL Datasheet - Page 73
![IC SWITCH 10/100 16BIT 128PQFP](/photos/6/81/68152/576-128-pqfp_sml.jpg)
KS8842-16MQL
Manufacturer Part Number
KS8842-16MQL
Description
IC SWITCH 10/100 16BIT 128PQFP
Manufacturer
Micrel Inc
Specifications of KS8842-16MQL
Applications
*
Mounting Type
Surface Mount
Package / Case
128-MQFP, 128-PQFP
Number Of Primary Switch Ports
2
Internal Memory Buffer Size
32
Operating Supply Voltage (typ)
3.3V
Fiber Support
Yes
Integrated Led Drivers
Yes
Phy/transceiver Interface
MII
Power Supply Type
Analog/Digital
Package Type
PQFP
Data Rate (typ)
10/100Mbps
Vlan Support
Yes
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Pin Count
128
Mounting
Surface Mount
Jtag Support
No
Operating Supply Voltage (max)
3.5V
Operating Supply Voltage (min)
3.1V
Operating Temperature Classification
Commercial
Data Rate
100Mbps
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
KS8842-PMQL-EVAL - EVAL KIT EXPERIMENTAL KS8842KS8842-16MQL-EVAL - EVAL KIT EXPERIMENTAL KS8842
Lead Free Status / RoHS Status
Not Compliant, Lead free / RoHS Compliant
Other names
576-1458
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Bank 19 Multicast Table Register 3 (0x06): MTR3
Multicast table register 3.
Banks 20 – 31: Reserved
Except Bank Select Register (0xE).
Bank 32 Switch ID and Enable Register (0x00): SIDER
This register contains the switch ID and the switch enable control.
Bank 32 Switch Global Control Register 1 (0x02): SGCR1
This register contains the global control for the switch function.
Micrel, Inc.
Bit
15-0
Bit
15-8
7-4
3-1
0
Bit
15
14
13
12
11
October 2007
Default Value
Default
0
Default
0
0
1
1
0
0x0000
0x88
0x0
0x1
R/W
RW
R/W
RO
RO
RO
RW
R/W
RW
RW
RW
RW
RW
Description
MTR0 Multicast Table 3
When the appropriate bit is set, if the packet received with DA matches the CRC, the
hashing function is received without being filtered.
When the appropriate bit is cleared, the packet will drop.
Note: When the receive all (RXRA) or receive multicast (RXRM) bit is set in the RXCR,
all multicast addresses are received regardless of the multicast table value.
Description
Family ID
Chip family ID
Chip ID
0x0 is assigned to KSZ8842M
Revision ID
Start Switch
1 = start the chip.
0 = switch is disabled.
Description
Pass All Frames
1 = switch all packets including bad ones. Used solely for debugging purposes. Works
in conjunction with Sniffer mode only.
Reserved
IEEE 802.3x Transmit Direction Flow Control Enable
1 = enables transmit direction flow control feature.
0 = will not enable transmit direction flow control feature. The switch will not generate
any flow control packets.
IEEE 802.3x Receive Direction Flow Control Enable
1 = enables receive direction flow control feature.
0 = will not enable receive direction flow control feature. The switch will not react to
any received flow control packets.
Frame Length Field Check
1 = checks frame length field in the IEEE packets. If the actual length does not match,
the packet will be dropped (for Length/Type field < 1500).
73
KSZ8842-16/32 MQL/MVL/MVLI/MBL
M9999-102207-1.9