ISL8540IVEZ Intersil, ISL8540IVEZ Datasheet - Page 12

• Manufacturer Part Number: ISL8540IVEZ
• Description: IC REG 2A DC/DC STEP-DN 20HTSSOP
• Manufacturer: Intersil
• Type: Step-Down (Buck)r

Specifications of ISL8540IVEZ

• Internal Switch(s): Yes
• Synchronous Rectifier: Yes
• Number Of Outputs: 1
• Voltage - Output: 1.21 ~ 35 V
• Current - Output: 2A
• Frequency - Switching: 100kHz ~ 600kHz
• Voltage - Input: 9 ~ 40 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP Exposed Pad, 20-eTSSOP, 20-HTSSOP
• Power - Output: 3W
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Undervoltage Protection
If the voltage detected on the FB pin falls 14% below the
internal reference voltage and the overcurrent condition flag
is LOW, then the regulator will be shut down immediately
under an undervoltage fault condition. An undervoltage fault
condition will result with the regulator attempting to restart in
a hiccup mode with the delay between restarts being 4
soft-start periods. At the end of the fourth soft-start wait
period, the fault counters are reset and soft-start is
attempted again.
Thermal Protection
If the ISL8540 IC junction temperature reaches a nominal
temperature of +150°C, the regulator will be disabled. The
ISL8540 will not re-enable the regulator until the junction
temperature drops below +135°C.
Output Capacitor Selection
An output capacitor is required to filter the inductor current
and supply the load transient current. The filtering
requirements are a function of the switching frequency and
the ripple current. The load transient requirements are a
function of the slew rate (di/dt) and the magnitude of the
transient load current. These requirements are generally met
with a mix of capacitors and careful layout.
High frequency capacitors initially supply the transient and
slow the current load rate seen by the bulk capacitors. The
bulk filter capacitor values are generally determined by the
ESR (Effective Series Resistance) and voltage rating
requirements rather than actual capacitance requirements.
High frequency decoupling capacitors should be placed as
close to the power pins of the load as physically possible. Be
careful not to add inductance in the circuit board wiring that
could cancel the usefulness of these low inductance
components. Consult with the manufacturer of the load on
specific decoupling requirements.
The shape of the output voltage waveform during a load
transient that represents the worst case loading conditions
will ultimately determine the number of output capacitors and
their type. When this load transient is applied to the
converter, most of the energy required by the load is initially
delivered from the output capacitors. This is due to the finite
amount of time required for the inductor current to slew up to
the level of the output current required by the load. This
phenomenon results in a temporary dip in the output voltage.
At the very edge of the transient, the Equivalent Series
Inductance (ESL) of each capacitor induces a spike that
adds on top of the existing voltage drop due to the
Equivalent Series Resistance (ESR).
After the initial spike, attributable to the ESR and ESL of the
capacitors, the output voltage experiences sag. This sag is a
direct consequence of the amount of capacitance on the
output.
12
ISL8540
During the removal of the same output load, the energy
stored in the inductor is dumped into the output capacitors.
This energy dumping creates a temporary hump in the
output voltage. This hump, as with the sag, can be attributed
to the total amount of capacitance on the output. Figure 27
shows a typical response to a load transient.
The amplitudes of the different types of voltage excursions
can be approximated by using the formulas in Equation 4:
In a typical converter design, the ESR of the output capacitor
bank dominates the transient response. The ESR and the
ESL are typically the major contributing factors in
determining the output capacitance. The number of output
capacitors can be determined by using Equation 5, which
relates the ESR and ESL of the capacitors to the transient
load step and the voltage limit (ΔV
If ΔV
output voltage limits, then the amount of capacitance may need
to be increased. In this situation, a trade-off between output
inductance and output capacitance may be necessary.
ΔV
ΔV
ΔV
I
C
Number of Caps
tran
where
out
ESR
SAG
HUMP
SAG
= Output Load Current Transient
FIGURE 27. TYPICAL TRANSIENT RESPONSE
= Total Output Capacitance
V
=
=
OUT
and/or ΔV
=
ESR I
------------------------------------------------- -
C
out
L
------------------------------- -
C
out
L
out
out
ΔV
•
•
=
•
(
•
ESR
tran
V
•
I
-----------------------------------------------------------------------
ESL dI
---------------------------------
tran
V
in
I
HUMP
tran
out
ΔV
I
OUT
–
2
HUMP
V
•
dt
2
out
are found to be too large for the
tran
)
ΔV
ΔV
ESL
+
o
ESR I
ΔV
ΔV
=
O
):
SAG
ESL
ESL
•
tran
•
dI
---------------
I
tran
dt
tran
September 9, 2008
(EQ. 4)
FN6495.5
(EQ. 5)