ISL6263CRZ Intersil, ISL6263CRZ Datasheet

IC VREG CORE 5BIT 1PHASE 32-QFN

ISL6263CRZ

Manufacturer Part Number
ISL6263CRZ
Description
IC VREG CORE 5BIT 1PHASE 32-QFN
Manufacturer
Intersil
Datasheet

Specifications of ISL6263CRZ

Applications
Converter, Intel IMVP-6
Voltage - Input
5 ~ 25 V
Number Of Outputs
1
Voltage - Output
0.41 ~ 1.29 V
Operating Temperature
-10°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6263CRZ
Manufacturer:
INTERSIL
Quantity:
20 000
5-Bit VID Single-Phase Voltage Regulator
for IMVP-6+ Santa Rosa GPU Core
The ISL6263 IC is a Single-Phase Synchronous-Buck PWM
voltage regulator featuring Intersil’s Robust Ripple Regulator
(R
Intel
Render Engine core power. Integrated MOSFET drivers,
bootstrap diode, and droop amplifier result in lower
component cost and smaller implementation area.
Intersil’s R
both fixed-frequency PWM and hysteretic PWM, delivering
excellent light-load efficiency and superior load transient
response by commanding variable switching frequency
during the transitory event.
To maximize light load efficiency, the ISL6263 automatically
transitions between continuous-conduction-mode (CCM)
and discontinuous-conduction-mode (DCM.) During DCM
the low-side MOSFET enters diode-emulation-mode (DEM.)
DEM is enabled whenever a Render Suspend state has
been set on the VID inputs. Optionally, DEM can be enabled
for all VID states by setting the FDE pin high. The ISL6263
has an audio filter that can be enabled in any Render
Suspend state by pulling the AF_EN pin high. The audio
filter prevents the PWM switching frequency from entering
the audible spectrum due to extremely light load while in
DEM.
The Render core voltage can be dynamically programmed
from 0.41200V to 1.28750V by the five VID input pins
without requiring sequential stepping of the VID states. The
ISL6263 uses the same capacitor for the soft-start slew-rate
and for the dynamic VID slew-rate by internally connecting
the SOFT pin to the appropriate current source. Processor
socket Kelvin sensing is accomplished with an integrated
unity-gain true differential amplifier.
3
) Technology™. The ISL6263 is an implementation of the
®
Mobile Voltage Positioning (IMVP) protocol for GPU
3
Technology™ combines the best features of
®
1
Data Sheet
Copyright Intersil Americas Inc. 2006, 2010. All Rights Reserved. R
1-888-INTERSIL or 1-888-468-3774
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Precision single-phase core voltage regulator
• Applications up to 25A
• Input voltage range: +5.0V to +25.0V
• Programmable PWM frequency: 200kHz to 500kHz
• Pre-biased output start-up capability
• 5-bit voltage identification input (VID)
• Selectable diode emulation mode
• Selectable audio filter in render suspend mode
• Integrated MOSFET drivers and bootstrap diode
• Choice of current sensing schemes
• Overvoltage, undervoltage, and overcurrent protection
• Pb-free plus anneal available (RoHS compliant)
Pinout
OCSET
RBIAS
COMP
- 0.5% system accuracy 0°C to +100°C
- Differential remote GPU die voltage sensing
- Differential droop voltage sensing
- 1.28750 to 0.41200V
- 25.75mV steps
- Sequential or non-sequential VID change on-the-fly
- Render Suspend mode only
- Render Performance and Render Suspend mode
- Lossless inductor DCR current sensing
- Precision resistive current sensing
VDIFF
VSEN
SOFT
VW
FB
All other trademarks mentioned are the property of their respective owners.
June 10, 2010
1
2
3
4
5
6
7
8
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
32
9
10
31
ISL6263 (32 LD 5x5 QFN)
11
30
3
Technology™ is a trademark of Intersil Americas Inc.
TOP VIEW
(BOTTOM)
GND PAD
12
29
13
28
14
27
15
26
ISL6263
16
25
FN9213.2
24
23
22
21
20
19
18
17
VID1
VID0
PVCC
LGATE
PGND
PHASE
UGATE
BOOT

Related parts for ISL6263CRZ

ISL6263CRZ Summary of contents

Page 1

... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2006, 2010. All Rights Reserved. R All other trademarks mentioned are the property of their respective owners. ISL6263 FN9213 ...

Page 2

... Ordering Information PART NUMBER (Notes 2, 3) ISL6263CRZ ISL 6263CRZ ISL6263CRZ-T ISL 6263CRZ (Note 1) NOTES: 1. Please refer to TB347 for details on reel specifications. 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD- 020 ...

Page 3

Block Diagram VDD V REF + 1.545V − ↓ ↓ VSS 1:1 RBIAS − OCSET OCP + + VSUM − DFB DROOP VO VSEN RTN VDIFF VID0 VID1 VID2 VID DAC DVID VID3 ↓ VID4 SOFT I2UA ...

Page 4

Simplified Application Circuit for DCR Current Sensing C VDD R RBIAS C SOFT R I2UA V CC_SNS V SS_SNS R C FSET FSET C COMP1 R C COMP COMP2 R C DIFF2 DIFF R DIFF1 FIGURE 2. ISL6263 GPU RENDER-CORE ...

Page 5

Simplified Application Circuit for Resistive Current Sensing C VDD R RBIAS C SOFT R I2UA V CC_SNS V SS_SNS R C FSET FSET C COMP1 R C COMP COMP2 R C DIFF2 DIFF R DIFF1 FIGURE 3. ISL6263 GPU RENDER-CORE ...

Page 6

... Junction Temperature Range .-55°C to +150°C Operating Temperature Range . . . . . . . . . . . . . . . .-10°C to +100°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-Free Reflow Profile .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Recommended Operating Conditions Ambient Temperature Range -10°C to 100°C VIN to VSS +5V to +25V VDD to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5V ±5% PVCC to PGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +5V ± ...

Page 7

Electrical Specifications These specifications apply for +25°C, VDD = 5V, PVCC = 5V. Boldface limits apply over the operating temperature range, A -10°C to +100°C. (Continued) PARAMETER Frequency Range AMPLIFIERS Error Amplifier DC Gain (Note 8) Error ...

Page 8

Electrical Specifications These specifications apply for +25°C, VDD = 5V, PVCC = 5V. Boldface limits apply over the operating temperature range, A -10°C to +100°C. (Continued) PARAMETER VR_ON Input High AF_EN Input Low AF_EN Input High VR_ON ...

Page 9

BOOT (Pin 17) - Input power supply for the high-side MOSFET gate driver. Connect an MLCC bootstrap capacitor from the BOOT pin to the PHASE pin. UGATE (Pin 18) - High-side MOSFET gate driver output. Connect to the gate of ...

Page 10

... Theory of Operation 3 The R Modulator The heart of the ISL6263 is Intersil’s Robust-Ripple Regulator (R ) Technology™. The R of fixed frequency PWM control, and variable frequency hysteretic control that will simultaneously affect the PWM switching frequency and PWM duty cycle in response to input voltage and output load transients. ...

Page 11

DROOP pin minus the output voltage measured at the VO pin, is proportional to the total inductor current. This information is used exclusively to achieve the IMVP-6+ load line as well as the overcurrent protection important to note ...

Page 12

The converter will automatically enter DEM after eight consecutive PWM pulses where the PHASE pin has detected positive voltage shortly after the LGATE pin has gone high. The converter will return to ...

Page 13

Adaptive shoot-through protection prevents the gate-driver outputs from going high until the opposite gate-driver output has fallen below approximately 1V. The UGATE turn-on propagation delay t and LGATE turn-on propagation PDRU delay t are found in the Electrical Specifications table. ...

Page 14

... G = 7kΩ, FSET the temperature characteristics G Equation 13 which is higher recommended to begin your droop design using the NTC evaluation board available from Intersil. ⋅ I DCR o NTCEQ , R NTC NTCS, and will be discussed in the next section and R such that the correct droop voltage S ...

Page 15

The gain of the droop amplifier circuit is Equation 14: R DRP2 k 1 ------------------- = + droopamp R DRP1 After determining R and R networks, use S NTCEQ Equation 15 to calculate the droop resistances DRP2 ...

Page 16

To see whether the NTC network successfully compensates the DCR change over temperature, one can apply full load current and wait for the thermal steady state and see how much the output voltage deviates from the initial voltage reading. A ...

Page 17

... The voltage source is the VID state and the output impedance is 8.0mΩ in order to achieve the 8.0mV/A load line highly recommended to design the compensation such that the regulator output impedance is 8.0mΩ. Intersil provides a spreadsheet to 17 ISL6263 calculate the compensator parameters. Caution needs to be used in choosing the input resistor to the FB pin ...

Page 18

... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...

Page 19

Package Outline Drawing L32.5x5 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 3, 4/10 5.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 4. 80 TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 19 ISL6263 A ...

Related keywords