LNBH24LQTR STMicroelectronics, LNBH24LQTR Datasheet
LNBH24LQTR
Specifications of LNBH24LQTR
Available stocks
Related parts for LNBH24LQTR
LNBH24LQTR Summary of contents
Page 1
... STBs complete solution with extremely low component count, low power dissipation together with simple design and I²C standard interfacing. Table 1. Device summary Order code LNBH24LQTR March 2010 QFN32 (ePad) Package QFN32 (Exposed pad) Doc ID 16857 Rev 2 LNBH24L Packaging ...
Page 2
Contents Contents 1 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
LNBH24L 7.4 Diagnostic received data (I²C read mode) for both sections A 7.5 Power-ON I²C interface reset . . . . . . . . . . . . . . . ...
Page 4
Block diagram 1 Block diagram Figure 1. Block diagram TTX- TTX LX- LX Rsense Rsense EN- EN- VSEL- VSEL- P-GND- P-GND Vup - Vup - - - A A ISEL- ...
Page 5
LNBH24L 2 Introduction The LNBH24L includes two completely independent sections. Unless for the V inputs, each circuit can be separately controlled and have its independent external components. All the below specification must be considered equal for both sections (A/B). 2.1 ...
Page 6
Introduction V 22 kHz signal will be superimposed to the V oTX 22 kHz tone (see internal 22 kHz tone generator available through the V 22 kHz transmission by DSQIN pin or by the TEN bit.The DSQIN internal circuit activates ...
Page 7
LNBH24L failure detected), set to LOW. The diagnostic bits are dedicated to the over-temperature and over-load protections status (OTF and OLF). 2.9 Over-current and short circuit protection and diagnostic In order to reduce the total power dissipation during an overload ...
Page 8
Pin configuration 3 Pin configuration Figure 2. Pin connections (bottom view) Table 2. Pin description Pin n° Symbol (sec. A/ CC– LX ...
Page 9
LNBH24L Table 2. Pin description (continued) Pin n° Symbol (sec. A/ EXTM EXTM P-GND P-GND-B Epad Epad 22 A-GND 19 BYP By-pass Capacitor 8 / ADDR ADDR-B 15/ ISEL-A / ...
Page 10
Maximum ratings 4 Maximum ratings Table 3. Absolute maximum ratings (valid for both sections A/B) Symbol power supply input voltage pins CC Output current OUT V DC output pin voltage oRX V Tone output ...
Page 11
LNBH24L 5 Application circuits Figure 3. LNBH24L with internal tone for DiSEqC 1.X applications Vin Vin Vin Vin ...
Page 12
Application circuits Figure 5. LNBH24L with PDC circuit for DiSEqC 1.X applications Vin Vin Vin Vin 12V 12V ...
Page 13
LNBH24L 6 I²C bus interface Data transmission from main microprocessor to the LNBH24L and vice versa takes place through the 2 wires I²C bus interface, consisting of the 2 lines SDA and SCL (pull-up resistors to positive supply voltage must ...
Page 14
I²C bus interface Figure 6. Data validity on the I²C bus Figure 7. Timing diagram of I²C bus Figure 8. Acknowledge on the I²C bus 14/25 Doc ID 16857 Rev 2 LNBH24L ...
Page 15
LNBH24L 7 LNBH24 software description The LNBH24L I²C interface controls both the IC sections A and B depending on the address sent before the DATA byte. All the below description is valid for both sections. 7.1 Interface protocol The interface ...
Page 16
LNBH24 software description Table 7. Truth table PCL TTX TEN LLC VSEL don't care Values are ...
Page 17
LNBH24L Table 8. Register TEST1 TEST2 TEST3 LLC These bits are read exactly the same as they were left after last write operation don’t care Note: Values are typical unless otherwise specified. 7.5 Power-ON I²C ...
Page 18
Electrical characteristics 8 Electrical characteristics Refer to the typical application circuits, T VSEL=LLC=TEN=PCL=TEST4=TEST5=TTX= mA, unless otherwise stated. Typical values are referred to T OUT pin voltage. See software description section for I²C access ...
Page 19
LNBH24L Table 9. Electrical characteristics of each sections A/B (continued) Symbol Parameter Tone rise or Fall time PDC pin logic LOW PDC_OL I PDC pin leakage current PDC_OZ G External modulation Gain EXTM External ...
Page 20
Electrical characteristics T from ° Table 11. Address pins characteristics Symbol Parameter “0001000(R/W)” Address pin V ADDR-A1 voltage range for section A “0001001(R/W)” Address pin V ADDR-A2 voltage range for section A “0001010(R/W)” Address pin ...
Page 21
LNBH24L 9 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: ® ...
Page 22
Package mechanical data Table 12. QFN32 ( mm) mechanical data Dim ddd Figure 9. QFN32 package dimensions 22/25 (mm.) Min. Typ. 0.80 0.90 0 0.02 0.20 0.18 0.25 ...
Page 23
LNBH24L Tape & reel QFNxx/DFNxx (5x5 mm.) mechanical data Dim. Min 12 mm. Typ. Max. Min. 330 13.2 0.504 0.795 101 3.898 14.4 5.25 5.25 1 ...
Page 24
Revision history 10 Revision history Table 13. Document revision history Date Revision 03-Dec-2009 1 18-Mar-2010 2 24/25 Initial release. Modified: Figure 3 on page 11 and Doc ID 16857 Rev 2 Changes Figure 5 on page 12. LNBH24L ...
Page 25
... LNBH24L Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...