W83791G Nuvoton Technology Corporation of America, W83791G Datasheet - Page 44

• Manufacturer Part Number: W83791G
• Description: IC MONITOR H/W 48-LQFP
• Manufacturer: Nuvoton Technology Corporation of America

Specifications of W83791G

• Function: Hardware Monitor
• Topology: ADC
• Sensor Type: External
• Sensing Temperature: External Sensor
• Output Type: I²C™
• Output Alarm: Yes
• Output Fan: Yes
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Value RAM ⎯ Index 20h- 3Fh (Bank 0), continued.
Setting all ones to the high limits for voltages and fans (0111 1111 binary for temperature) means
interrupts will never be generated except the case when voltages go below the low limits.
7.24 Configuration Register ⎯ Index 40h (Bank 0)
Power on default <7:0> = 01h
3Bh
3Ch
3Dh
3E- 3Fh
7
6
5
4
3
2
1
0
BIT
ADDRESS A6-A0
Initialization
IRQ output
IRQ Polarity
Reserved
INT_Clear
EN_IRQ
EN_SMI#
START
NAME
FAN1 Fan Count Limit
Note: It is the number of counts of the internal clock for the Low Limit of the fan
speed.
FAN2 Fan Count Limit
Note: It is the number of counts of the internal clock for the Low Limit of the fan
speed.
FAN3 Fan Count Limit
Note: It is the number of counts of the internal clock for the Low Limit of the fan
speed.
Reserved
ATTRIBUTE
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Set one restores power on default value to all registers
except the Serial Bus Address register. This bit clears itself
since the power on default is zero.
Set 0, IRQ output level signal. Set 1, output pulse signal.
Default is 0, but when set the IRQ as pulse output, it become
to low pulse.
When set to 0, IRQ active high. Set to 1, IRQ active low.
Default is 0.
Reserved
the contents of Interrupt Status Registers. The device will
stop monitoring. It will resume upon clearing of this bit.
Note: The outputs of Interrupt pins will not be cleared if the
user writes a zero to this location after an interrupt has
occurred unlike "INT_Clear'' bit.
the part in standby mode.
Note: The outputs of Interrupt pins will not be cleared if the
user writes a zero to this location after an interrupt has
occurred unlike "INT_Clear'' bit.
A one disables the SMI# and IRQ# outputs without affecting
A one enables the IRQ Interrupt output.
A one enables the SMI# Interrupt output.
A one enables startup of monitoring operations; a zero puts
- 38 -
DESCRIPTION
DESCRIPTION
Publication Release Date: April 14, 2006
W83791D/G
Revision 1.1