TLE7231G Infineon Technologies, TLE7231G Datasheet - Page 21

no-image

TLE7231G

Manufacturer Part Number
TLE7231G
Description
IC DRIVER SPI 4CH LS DSO-14
Manufacturer
Infineon Technologies
Type
Low Sider
Datasheet

Specifications of TLE7231G

Input Type
SPI
Number Of Outputs
4
On-state Resistance
1 Ohm
Current - Output / Channel
320mA
Current - Peak Output
950mA
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
DSO-14
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
SP000297859
TLE7231G
TLE7231GTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TLE7231G
Manufacturer:
ROHM
Quantity:
140
Part Number:
TLE7231G
Manufacturer:
Infineon
Quantity:
4 900
Part Number:
TLE7231G
Manufacturer:
ST
0
Part Number:
TLE7231G
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TLE7231G
Quantity:
15 000
Figure 10
CS Low to High transition:
Data from shift register is transferred into the input matrix register only, when after the falling edge of CS exactly
a multiple (1, 2, 3, …) of eight SCLK signals have been detected.
SCLK - Serial Clock:
This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling
edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock.
It is essential that the SCLK pin is in low state whenever chip select CS makes any transition.
SI - Serial Input:
of SCLK. Please refer to
SO - Serial Output:
Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the CS pin
goes to low state. New data will appear at the SO pin following the rising edge of SCLK. Please refer to
for further information.
9.2
The SPI of TLE7231G provides daisy chain capability. In this configuration several devices are activated by the
same CS signal MCS. The SI line of one device is connected with the SO line of another device (see
which builds a chain. The ends of the chain are connected with the output and input of the master device, MO and
MI respectively. The master device provides the master clock MCLK, which is connected to the SCLK line of each
device in the chain.
Datasheet
Serial input data bits are shifted in at this pin, the most significant bit first. SI information is read on the falling edge
Transmission Error Flag on SO Line
Daisy Chain Capability
SI
Section 9.3
SI
SCLK
for further information.
CS
TER
S
SPI
OR
SO
S
21
1
0
SPI Driver for Enhanced Relay Control
SO
Serial Peripheral Interface (SPI)
SPIDER - TLE7231G
Rev. 1.0, 2008-02-28
Section 9.3
Figure
TER.emf
11),

Related parts for TLE7231G