MAX7302ATE+T Maxim Integrated Products, MAX7302ATE+T Datasheet - Page 7
![IC LED DRIVER LINEAR 16-TQFN](/photos/6/66/66625/16-tqfn_exp_pad_21-0136_sml.jpg)
MAX7302ATE+T
Manufacturer Part Number
MAX7302ATE+T
Description
IC LED DRIVER LINEAR 16-TQFN
Manufacturer
Maxim Integrated Products
Type
Linear (I²C Interface)r
Datasheet
1.MAX7302AEE.pdf
(30 pages)
Specifications of MAX7302ATE+T
Topology
Open Drain, PWM
Number Of Outputs
9
Internal Driver
Yes
Type - Primary
Backlight, LED Blinker
Type - Secondary
White LED
Frequency
1MHz
Voltage - Supply
1.62 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
16-TQFN Exposed Pad
Operating Temperature
-40°C ~ 125°C
Current - Output / Channel
25mA
Internal Switch(s)
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Output
-
Efficiency
-
Lead Free Status / Rohs Status
Details
The MAX7302 9-port, general-purpose port expander
operates from a 1.62V to 3.6V power supply. Port P1
can be configured as an input and an open-drain out-
put. Port P1 can also be configured to function as an
INT output. Ports P2–P9 can be configured as inputs,
push-pull outputs, and open-drain outputs. Ports P2–P9
can be used as simple configurable logic arrays
(CLAs) to form user-defined logic gates.
Each port configured as an open-drain or push-pull
output can sink up to 25mA. Push-pull outputs also
have a 5mA source drive capability. The MAX7302 is
rated to sink a total of 100mA into any combination of
Level-Translating GPIO and LED Driver with CLA
SDA
AD0
SCL
RST
_______________________________________________________________________________________
Detailed Description
REGISTER
MAX7302
BANK
I 2 C
SMBus/I
V
DD
CONTROL
OUTPUT
LOGIC
I/O
CLA
its output ports. Output ports have PWM and blink
capabilities, as well as logic drive.
On power-up, the MAX7302 default configuration has all
9 ports, P1–P9, configured as input ports with logic lev-
els referenced to V
status flag resets and stays high (see Tables 1 and 2).
The device configuration registers set up the interrupt
function, serial-interface bus timeout, and PWM/blink
oscillator options, global blink period, and reset options
(see Tables 3 and 4).
2
C Interfaced 9-Port,
Device Configuration Registers
LOGIC
INPUT
I/O
V
LA
LA
. The transition detection interrupt
GND
Block Diagram
Initial Power-Up
P1–P9
7