MAX7302ATE+T Maxim Integrated Products, MAX7302ATE+T Datasheet - Page 19
![IC LED DRIVER LINEAR 16-TQFN](/photos/6/66/66625/16-tqfn_exp_pad_21-0136_sml.jpg)
MAX7302ATE+T
Manufacturer Part Number
MAX7302ATE+T
Description
IC LED DRIVER LINEAR 16-TQFN
Manufacturer
Maxim Integrated Products
Type
Linear (I²C Interface)r
Datasheet
1.MAX7302AEE.pdf
(30 pages)
Specifications of MAX7302ATE+T
Topology
Open Drain, PWM
Number Of Outputs
9
Internal Driver
Yes
Type - Primary
Backlight, LED Blinker
Type - Secondary
White LED
Frequency
1MHz
Voltage - Supply
1.62 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
16-TQFN Exposed Pad
Operating Temperature
-40°C ~ 125°C
Current - Output / Channel
25mA
Internal Switch(s)
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Output
-
Efficiency
-
Lead Free Status / Rohs Status
Details
Table 14. CLA1 (P6–P9) Configuration Register Setting (0x29) (continued)
Table 15. Output P9 and Cascade P5
Input Configuration
Table 16. Configurable Logic-Array
Enable Register (0x70)
2 input AND/OR P6 and P8 noninverted
2 input AND/OR P6 and P8 inverted
2 input AND/OR P6 inverted and P8
2 input AND/OR P6 and P8 both inverted
2 input AND/OR P7 and P8 noninverted
2 input AND/OR P7 and P8 inverted
2 input AND/OR P7 inverted and P8
2 input AND/OR P7 and P8 both inverted
CLA0 and CLA1 configurable
logic enable
Ports P2–P5 are GPIO ports
Ports P2–P5 are configurable logic
CLA0
Ports P6–P9 are GPIO ports
Ports P6–P9 are configurable logic
CLA1
Level-Translating GPIO and LED Driver with CLA
BIT
D7
D6
LOGIC LEVEL
REGISTER
0
1
0
1
______________________________________________________________________________________
FUNCTION
Cascade input noninverted
Cascade input inverted
Output noninverted
Output inverted
D7–D2
FUNCTION
—
—
—
—
REGISTER DATA
CLA1
D1
X
X
0
1
SMBus/I
CLA0
D0
X
X
0
1
D5
1
1
Table 17. Configurable Logic-Array Lock
Register (0x71)
CLA0 and CLA1 configurable
logic lock
CLA0 is not locked
CLA0 is locked
CLA1 is not locked
CLA1 is locked
2
D4
0
1
0
1
0
0
1
1
C Interfaced 9-Port,
REGISTER
REGISTER BIT
D3
0
1
D2
X
0
1
0
1
D7–D2
—
—
—
—
REGISTER DATA
D1
1
0
CLA1
D1
X
X
0
1
D0
CLA0
0
0
1
1
X
D0
X
X
0
1
19