M25PE80-VMS6TG NUMONYX, M25PE80-VMS6TG Datasheet - Page 44
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M25PE80-VMS6TG
Manufacturer Part Number
M25PE80-VMS6TG
Description
IC SRL FLASH 8MB PG ERS 3V QFN8L
Manufacturer
NUMONYX
Series
Forté™r
Datasheet
1.M25PE80-VMN6TP.pdf
(66 pages)
Specifications of M25PE80-VMS6TG
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
8M (1M x 8)
Speed
75MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
M25PE80-VMS6TGTR
Instructions
6.16
44/66
Deep power-down (DP)
Executing the deep power-down (DP) instruction is the only way to put the device in the
lowest consumption mode (the deep power-down mode). It can also be used as an extra
software protection mechanism, while the device is not in active use, since in this mode, the
device ignores all write, program and erase instructions.
Driving Chip Select (S) High deselects the device, and puts the device in the standby mode
(if there is no internal cycle currently in progress). But this mode is not the deep power-down
mode. The deep power-down mode can only be entered by executing the deep power-down
(DP) instruction, subsequently reducing the standby current (from I
in
Once the device has entered the deep power-down mode, all instructions are ignored
except the release from deep power-down (RDP) instruction. Issuing the release from deep
power-down (RDP) instruction will cause the device to exit the deep power-down mode.
The deep power-down mode automatically stops at power-down, and the device always
powers-up in the standby mode.
The deep power-down (DP) instruction is entered by driving Chip Select (S) Low, followed
by the instruction code on serial data input (D). Chip Select (S) must be driven Low for the
entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the instruction code has been
latched in, otherwise the deep power-down (DP) instruction is not executed. As soon as
Chip Select (S) is driven High, it requires a delay of t
to I
Any deep power-down (DP) instruction, while an erase, program or write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 22. Deep power-down (DP) instruction sequence
Table
S
C
D
CC2
and the deep power-down mode is entered.
20).
0
1
2
Instruction
3
4
5
6
Figure
7
22.
DP
t
Standby mode
DP
before the supply current is reduced
CC1
Deep power-down mode
to I
CC2
, as specified
M25PE80
AI03753D