M95M01-RMN6P STMicroelectronics, M95M01-RMN6P Datasheet - Page 20

• Manufacturer Part Number: M95M01-RMN6P
• Description: IC EEPROM 1MBIT 5MHZ 8SOIC
• Manufacturer: STMicroelectronics

Specifications of M95M01-RMN6P

• Format - Memory: EEPROMs - Serial
• Memory Type: EEPROM
• Memory Size: 1M (128K x 8)
• Speed: 5MHz
• Interface: SPI, 3-Wire Serial
• Voltage - Supply: 1.8 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (3.9mm Width)
• Density: 1Mb
• Interface Type: Serial (SPI)
• Organization: 128Kx8
• Access Time (max): 80ns
• Frequency (max): 5MHz
• Write Protection: Yes
• Data Retention: 40Year
• Operating Supply Voltage (typ): 2.5/3.3/5V
• Package Type: SOIC N
• Operating Temp Range: -40C to 85C
• Supply Current: 5mA
• Operating Supply Voltage (min): 1.8V
• Operating Supply Voltage (max): 5.5V
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 8
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-8616-5; M95M01-RMN6P

Instructions
6.4
20/41
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to the Status
Register. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded and
executed, the device sets the Write Enable Latch (WEL).
The Write Status Register (WRSR) instruction is entered by driving Chip Select (S) low,
followed by the instruction code and the data byte on Serial Data Input (D).
The instruction sequence is shown in
The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the
Status Register. b6, b5 and b4 are always read as 0.
Chip Select (S) must be driven high after the rising edge of Serial Clock (C) that latches in
the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise,
the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (S) is
driven high, the self-timed Write Status Register cycle (whose duration is t
While the Write Status Register cycle is in progress, the Status Register may still be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Write Status Register cycle, and is 0 when it is completed. When the
cycle is completed, the Write Enable Latch (WEL) is reset.
Figure 11. Write Status Register (WRSR) sequence
S
C
D
Q
0
1
High Impedance
2
Instruction
Doc ID 13264 Rev 7
3
4
5
Figure
6
7
MSB
11.
7
8
6
9 10 11 12 13 14 15
5
Register In
4
Status
3
2
1
0
M95M01-R, M95M01-W
AI02282D
W
) is initiated.