M25P40-VMP6 STMicroelectronics, M25P40-VMP6 Datasheet - Page 9

IC FLASH 4MBIT 40MHZ 8VFQFPN

M25P40-VMP6

Manufacturer Part Number
M25P40-VMP6
Description
IC FLASH 4MBIT 40MHZ 8VFQFPN
Manufacturer
STMicroelectronics
Datasheet

Specifications of M25P40-VMP6

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
40MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-VFQFN, 8-VFQFPN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-3599

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P40-VMP6
Manufacturer:
ST
Quantity:
10 000
Part Number:
M25P40-VMP6
Manufacturer:
NS
Quantity:
14
Part Number:
M25P40-VMP6
Manufacturer:
ST
0
Part Number:
M25P40-VMP6G
Manufacturer:
ST
Quantity:
10 000
Part Number:
M25P40-VMP6G
Manufacturer:
ST
0
Part Number:
M25P40-VMP6G
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P40-VMP6GB
Manufacturer:
MICRON
Quantity:
14 500
Part Number:
M25P40-VMP6GB
Manufacturer:
ST
0
Part Number:
M25P40-VMP6GB
Quantity:
127
Part Number:
M25P40-VMP6T
Manufacturer:
ST
0
Part Number:
M25P40-VMP6TG
Manufacturer:
st
Quantity:
11 116
Part Number:
M25P40-VMP6TG
Manufacturer:
ST
0
Part Number:
M25P40-VMP6TG
Manufacturer:
ST
Quantity:
20 000
M25P40
3
Figure 3.
1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.
2. These pull-up resistors, R, ensure that the memory devices are not selected if the Bus Master leaves the S line in the high-
impedance state. As the Bus Master may enter a state where all inputs/outputs are in high impedance at the same time
(e.g.: when the Bus Master is reset), the clock line (C) must be connected to an external pull-down resistor so that, when all
inputs/outputs become high impedance, S is pulled High while C is pulled Low (thus ensuring that S and C do not become
High at the same time, and so, that the t
SPI Interface with
(CPOL, CPHA) =
CS3
(0, 0) or (1, 1)
SPI Bus Master
SPI modes
These devices can be driven by a microcontroller with its SPI peripheral running in either of
the two following modes:
For these two modes, input data is latched in on the rising edge of Serial Clock (C), and
output data is available from the falling edge of Serial Clock (C).
The difference between the two modes, as shown in
bus master is in Stand-by mode and not transferring data:
Bus Master and memory devices on the SPI Bus
CS2
CPOL=0, CPHA=0
CPOL=1, CPHA=1
C remains at 0 for (CPOL=0, CPHA=0)
C remains at 1 for (CPOL=1, CPHA=1)
CS1
SDO
SDI
SCK
R
(2)
R
(2)
SHCH
C Q D
S
SPI Memory
requirement is met).
Device
W
V
CC
HOLD
R
V
(2)
SS
C Q D
S
SPI Memory
Device
Figure
W
V
HOLD
CC
R
4, is the clock polarity when the
V
(2)
SS
C Q D
S
SPI Memory
Device
W
V
CC
HOLD
SPI modes
AI12836
V
SS
V
V
CC
SS
9/51

Related parts for M25P40-VMP6